
Robert R. Raevis
Examiner (ID: 9425, Phone: (571)272-2204 , Office: P/2856 )
| Most Active Art Unit | 2856 |
| Art Unit(s) | 2855, 3621, 2502, 2212, 2856, 2605, 2607, 2861 |
| Total Applications | 6011 |
| Issued Applications | 4922 |
| Pending Applications | 293 |
| Abandoned Applications | 846 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2723153
[patent_doc_number] => 05008675
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-16
[patent_title] => 'Digital to analog converter using pulse width modulator for independently setting edge position'
[patent_app_type] => 1
[patent_app_number] => 7/414278
[patent_app_country] => US
[patent_app_date] => 1989-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 4981
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 409
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/008/05008675.pdf
[firstpage_image] =>[orig_patent_app_number] => 414278
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/414278 | Digital to analog converter using pulse width modulator for independently setting edge position | Sep 28, 1989 | Issued |
Array
(
[id] => 2593401
[patent_doc_number] => 04963869
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-16
[patent_title] => 'Parallel residue to mixed base converter'
[patent_app_type] => 1
[patent_app_number] => 7/414474
[patent_app_country] => US
[patent_app_date] => 1989-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4569
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/963/04963869.pdf
[firstpage_image] =>[orig_patent_app_number] => 414474
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/414474 | Parallel residue to mixed base converter | Sep 28, 1989 | Issued |
Array
(
[id] => 2593947
[patent_doc_number] => 04928103
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-22
[patent_title] => 'Parallel analog-to-digital converter using 2.sup.(n-1) comparators'
[patent_app_type] => 1
[patent_app_number] => 7/408278
[patent_app_country] => US
[patent_app_date] => 1989-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 4080
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/928/04928103.pdf
[firstpage_image] =>[orig_patent_app_number] => 408278
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/408278 | Parallel analog-to-digital converter using 2.sup.(n-1) comparators | Sep 17, 1989 | Issued |
Array
(
[id] => 2704936
[patent_doc_number] => 04988998
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-29
[patent_title] => 'Data compression system for successively applying at least two data compression methods to an input data stream'
[patent_app_type] => 1
[patent_app_number] => 7/403084
[patent_app_country] => US
[patent_app_date] => 1989-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5091
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/988/04988998.pdf
[firstpage_image] =>[orig_patent_app_number] => 403084
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/403084 | Data compression system for successively applying at least two data compression methods to an input data stream | Sep 4, 1989 | Issued |
Array
(
[id] => 2751580
[patent_doc_number] => 05012239
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-30
[patent_title] => 'High resolution position sensor circuit'
[patent_app_type] => 1
[patent_app_number] => 7/396356
[patent_app_country] => US
[patent_app_date] => 1989-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3317
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/012/05012239.pdf
[firstpage_image] =>[orig_patent_app_number] => 396356
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/396356 | High resolution position sensor circuit | Aug 20, 1989 | Issued |
Array
(
[id] => 2646294
[patent_doc_number] => 04971407
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-20
[patent_title] => 'Two stage run and string data compressor providing doubly compressed output'
[patent_app_type] => 1
[patent_app_number] => 7/391074
[patent_app_country] => US
[patent_app_date] => 1989-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 7731
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/971/04971407.pdf
[firstpage_image] =>[orig_patent_app_number] => 391074
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/391074 | Two stage run and string data compressor providing doubly compressed output | Aug 8, 1989 | Issued |
Array
(
[id] => 2585204
[patent_doc_number] => 04973975
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-27
[patent_title] => 'Initial potential setting circuit for a sample/hold circuit associated with an A/D converter'
[patent_app_type] => 1
[patent_app_number] => 7/390770
[patent_app_country] => US
[patent_app_date] => 1989-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3961
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/973/04973975.pdf
[firstpage_image] =>[orig_patent_app_number] => 390770
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/390770 | Initial potential setting circuit for a sample/hold circuit associated with an A/D converter | Aug 7, 1989 | Issued |
Array
(
[id] => 2769445
[patent_doc_number] => 04994805
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-19
[patent_title] => 'Delta sigma modulator arrangements compensated by chopper stabilization'
[patent_app_type] => 1
[patent_app_number] => 7/389369
[patent_app_country] => US
[patent_app_date] => 1989-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1055
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/994/04994805.pdf
[firstpage_image] =>[orig_patent_app_number] => 389369
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/389369 | Delta sigma modulator arrangements compensated by chopper stabilization | Aug 2, 1989 | Issued |
Array
(
[id] => 2772462
[patent_doc_number] => 05006849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-09
[patent_title] => 'Apparatus and method for effecting data compression'
[patent_app_type] => 1
[patent_app_number] => 7/385859
[patent_app_country] => US
[patent_app_date] => 1989-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3720
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/006/05006849.pdf
[firstpage_image] =>[orig_patent_app_number] => 385859
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/385859 | Apparatus and method for effecting data compression | Jul 25, 1989 | Issued |
Array
(
[id] => 2661343
[patent_doc_number] => 04972187
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-20
[patent_title] => 'Numeric encoding method and apparatus for neural networks'
[patent_app_type] => 1
[patent_app_number] => 7/372277
[patent_app_country] => US
[patent_app_date] => 1989-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 4945
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/972/04972187.pdf
[firstpage_image] =>[orig_patent_app_number] => 372277
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/372277 | Numeric encoding method and apparatus for neural networks | Jun 26, 1989 | Issued |
Array
(
[id] => 2928434
[patent_doc_number] => 05200751
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-06
[patent_title] => 'Digital to analog converter using a programmable logic array'
[patent_app_type] => 1
[patent_app_number] => 7/371464
[patent_app_country] => US
[patent_app_date] => 1989-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7576
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/200/05200751.pdf
[firstpage_image] =>[orig_patent_app_number] => 371464
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/371464 | Digital to analog converter using a programmable logic array | Jun 25, 1989 | Issued |
Array
(
[id] => 2704990
[patent_doc_number] => 04989000
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-29
[patent_title] => 'Data string compression using arithmetic encoding with simplified probability subinterval estimation'
[patent_app_type] => 1
[patent_app_number] => 7/368473
[patent_app_country] => US
[patent_app_date] => 1989-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5241
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/989/04989000.pdf
[firstpage_image] =>[orig_patent_app_number] => 368473
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/368473 | Data string compression using arithmetic encoding with simplified probability subinterval estimation | Jun 18, 1989 | Issued |
Array
(
[id] => 2839133
[patent_doc_number] => 05128823
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-07
[patent_title] => 'Power semiconductor apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/365765
[patent_app_country] => US
[patent_app_date] => 1989-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3755
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/128/05128823.pdf
[firstpage_image] =>[orig_patent_app_number] => 365765
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/365765 | Power semiconductor apparatus | Jun 13, 1989 | Issued |
Array
(
[id] => 2723134
[patent_doc_number] => 05008674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-16
[patent_title] => 'Digital-to-analog converter using switched capacitor and transverse filter'
[patent_app_type] => 1
[patent_app_number] => 7/362981
[patent_app_country] => US
[patent_app_date] => 1989-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3438
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/008/05008674.pdf
[firstpage_image] =>[orig_patent_app_number] => 362981
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/362981 | Digital-to-analog converter using switched capacitor and transverse filter | Jun 7, 1989 | Issued |
| 07/356475 | ANALOG-TO-DIGITAL CONVERTER WITH NON-LINEAR ERROR CORRECTION | May 23, 1989 | Abandoned |
Array
(
[id] => 2772525
[patent_doc_number] => 05006852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-09
[patent_title] => 'Analog-to-digital converter with isolated power supply lines to the individual components'
[patent_app_type] => 1
[patent_app_number] => 7/355609
[patent_app_country] => US
[patent_app_date] => 1989-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2093
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/006/05006852.pdf
[firstpage_image] =>[orig_patent_app_number] => 355609
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/355609 | Analog-to-digital converter with isolated power supply lines to the individual components | May 22, 1989 | Issued |
Array
(
[id] => 2716065
[patent_doc_number] => 05017920
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-21
[patent_title] => 'High-speed modified successive approximation analog to digital converter'
[patent_app_type] => 1
[patent_app_number] => 7/347703
[patent_app_country] => US
[patent_app_date] => 1989-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3611
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/017/05017920.pdf
[firstpage_image] =>[orig_patent_app_number] => 347703
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/347703 | High-speed modified successive approximation analog to digital converter | May 4, 1989 | Issued |
Array
(
[id] => 2713221
[patent_doc_number] => 05014056
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-07
[patent_title] => 'A/D converter with a main range up/down counter and a subrange A/D converter'
[patent_app_type] => 1
[patent_app_number] => 7/346511
[patent_app_country] => US
[patent_app_date] => 1989-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6551
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/014/05014056.pdf
[firstpage_image] =>[orig_patent_app_number] => 346511
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/346511 | A/D converter with a main range up/down counter and a subrange A/D converter | May 1, 1989 | Issued |
Array
(
[id] => 2713569
[patent_doc_number] => 04982194
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-01
[patent_title] => 'Back-sampling charge redistribution analog to digital converter'
[patent_app_type] => 1
[patent_app_number] => 7/340705
[patent_app_country] => US
[patent_app_date] => 1989-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 2705
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/982/04982194.pdf
[firstpage_image] =>[orig_patent_app_number] => 340705
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/340705 | Back-sampling charge redistribution analog to digital converter | Apr 19, 1989 | Issued |
Array
(
[id] => 2593367
[patent_doc_number] => 04963867
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-16
[patent_title] => 'Apparatus for packing parallel data words having a variable width into parallel data words having a fixed width'
[patent_app_type] => 1
[patent_app_number] => 7/331977
[patent_app_country] => US
[patent_app_date] => 1989-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 41
[patent_no_of_words] => 8373
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/963/04963867.pdf
[firstpage_image] =>[orig_patent_app_number] => 331977
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/331977 | Apparatus for packing parallel data words having a variable width into parallel data words having a fixed width | Mar 30, 1989 | Issued |