Robert R. Raevis

Array ( [id] => 2654250 [patent_doc_number] => 04896243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-23 [patent_title] => 'Efficient ESD input protection scheme' [patent_app_type] => 1 [patent_app_number] => 7/287427 [patent_app_country] => US [patent_app_date] => 1988-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2796 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/896/04896243.pdf [firstpage_image] =>[orig_patent_app_number] => 287427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2526554 [patent_doc_number] => 04864453 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Protective relay with selective phase selection for double lines' [patent_app_type] => 1 [patent_app_number] => 7/286141 [patent_app_country] => US [patent_app_date] => 1988-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4171 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 655 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864453.pdf [firstpage_image] =>[orig_patent_app_number] => 286141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2570931 [patent_doc_number] => 04849846 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-18 [patent_title] => 'Telephone protection circuit' [patent_app_type] => 1 [patent_app_number] => 7/285076 [patent_app_country] => US [patent_app_date] => 1988-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4447 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/849/04849846.pdf [firstpage_image] =>[orig_patent_app_number] => 285076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2526593 [patent_doc_number] => 04864455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Arrester disconnecting device' [patent_app_type] => 1 [patent_app_number] => 7/281348 [patent_app_country] => US [patent_app_date] => 1988-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2651 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864455.pdf [firstpage_image] =>[orig_patent_app_number] => 281348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2632814 [patent_doc_number] => 04920447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-24 [patent_title] => 'Method for protecting the gate unit for a GTO thyristor' [patent_app_type] => 1 [patent_app_number] => 7/281516 [patent_app_country] => US [patent_app_date] => 1988-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4054 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/920/04920447.pdf [firstpage_image] =>[orig_patent_app_number] => 281516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2634016 [patent_doc_number] => 04906996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Analog-to-digital converter with offset voltage polarity inversion' [patent_app_type] => 1 [patent_app_number] => 7/278878 [patent_app_country] => US [patent_app_date] => 1988-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6881 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/906/04906996.pdf [firstpage_image] =>[orig_patent_app_number] => 278878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2500405 [patent_doc_number] => 04843514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-06-27 [patent_title] => 'Electrical connection sentry system' [patent_app_type] => 1 [patent_app_number] => 7/273834 [patent_app_country] => US [patent_app_date] => 1988-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2601 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/843/04843514.pdf [firstpage_image] =>[orig_patent_app_number] => 273834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2523906 [patent_doc_number] => 04875132 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-17 [patent_title] => 'Antenna grounding system' [patent_app_type] => 1 [patent_app_number] => 7/266541 [patent_app_country] => US [patent_app_date] => 1988-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1690 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/875/04875132.pdf [firstpage_image] =>[orig_patent_app_number] => 266541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2606622 [patent_doc_number] => 04922371 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-01 [patent_title] => 'ESD protection circuit for MOS integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/265572 [patent_app_country] => US [patent_app_date] => 1988-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3696 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/922/04922371.pdf [firstpage_image] =>[orig_patent_app_number] => 265572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2482635 [patent_doc_number] => 04890187 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-26 [patent_title] => 'Integrated circuit protected against electrostatic discharges, with variable protection threshold' [patent_app_type] => 1 [patent_app_number] => 7/264202 [patent_app_country] => US [patent_app_date] => 1988-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3015 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/890/04890187.pdf [firstpage_image] =>[orig_patent_app_number] => 264202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2570913 [patent_doc_number] => 04849845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-18 [patent_title] => 'Transient suppressor' [patent_app_type] => 1 [patent_app_number] => 7/261077 [patent_app_country] => US [patent_app_date] => 1988-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1798 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/849/04849845.pdf [firstpage_image] =>[orig_patent_app_number] => 261077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2889067 [patent_doc_number] => 05109315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-28 [patent_title] => 'Safety device for an electrical appliance' [patent_app_type] => 1 [patent_app_number] => 7/260453 [patent_app_country] => US [patent_app_date] => 1988-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3452 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/109/05109315.pdf [firstpage_image] =>[orig_patent_app_number] => 260453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2522620 [patent_doc_number] => 04851954 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-25 [patent_title] => 'Monitoring apparatus for monitoring temperature in a circuit arrangement' [patent_app_type] => 1 [patent_app_number] => 7/256994 [patent_app_country] => US [patent_app_date] => 1988-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1857 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/851/04851954.pdf [firstpage_image] =>[orig_patent_app_number] => 256994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2480813 [patent_doc_number] => 04887183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-12 [patent_title] => 'Communication system thermoprotection device for over voltage suppressor mounted in overvoltage suppressor magazines of communication systems' [patent_app_type] => 1 [patent_app_number] => 7/257388 [patent_app_country] => US [patent_app_date] => 1988-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1753 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/887/04887183.pdf [firstpage_image] =>[orig_patent_app_number] => 257388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2632651 [patent_doc_number] => 04906923 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Speed detecting apparatus including a multi-coil device' [patent_app_type] => 1 [patent_app_number] => 7/256063 [patent_app_country] => US [patent_app_date] => 1988-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2613 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/906/04906923.pdf [firstpage_image] =>[orig_patent_app_number] => 256063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2598626 [patent_doc_number] => 04918446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-17 [patent_title] => 'Decoder with reduced synchronization capture time' [patent_app_type] => 1 [patent_app_number] => 7/251487 [patent_app_country] => US [patent_app_date] => 1988-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4671 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 313 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/918/04918446.pdf [firstpage_image] =>[orig_patent_app_number] => 251487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2570936 [patent_doc_number] => 04945445 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-31 [patent_title] => 'Current sense circuit' [patent_app_type] => 1 [patent_app_number] => 7/251671 [patent_app_country] => US [patent_app_date] => 1988-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4501 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 448 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/945/04945445.pdf [firstpage_image] =>[orig_patent_app_number] => 251671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2827281 [patent_doc_number] => 05173698 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-22 [patent_title] => 'Flash analog-to-digital converter with integrating input stage' [patent_app_type] => 1 [patent_app_number] => 7/248495 [patent_app_country] => US [patent_app_date] => 1988-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4006 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/173/05173698.pdf [firstpage_image] =>[orig_patent_app_number] => 248495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2675210 [patent_doc_number] => 04954824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-04 [patent_title] => 'Sample rate conversion system having interpolation function with phase locked clock' [patent_app_type] => 1 [patent_app_number] => 7/244295 [patent_app_country] => US [patent_app_date] => 1988-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 3654 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/954/04954824.pdf [firstpage_image] =>[orig_patent_app_number] => 244295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2668760 [patent_doc_number] => 04947173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-07 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/241877 [patent_app_country] => US [patent_app_date] => 1988-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 3172 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/947/04947173.pdf [firstpage_image] =>[orig_patent_app_number] => 241877 [rel_patent_id] =>[rel_patent_doc_number] =>)