Robert R. Raevis

Array ( [id] => 7597030 [patent_doc_number] => 07619549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-17 [patent_title] => 'Methods and systems for reducing a sign-bit pulse at a voltage output of a sigma-delta digital-to-analog converter' [patent_app_type] => utility [patent_app_number] => 11/874737 [patent_app_country] => US [patent_app_date] => 2007-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 29 [patent_no_of_words] => 11057 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/619/07619549.pdf [firstpage_image] =>[orig_patent_app_number] => 11874737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 25526 [patent_doc_number] => 07796062 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-09-14 [patent_title] => 'Method and apparatus for providing non-power-of-two even count gray code' [patent_app_type] => utility [patent_app_number] => 11/874077 [patent_app_country] => US [patent_app_date] => 2007-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4308 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/796/07796062.pdf [firstpage_image] =>[orig_patent_app_number] => 11874077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 103695 [patent_doc_number] => 07728739 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-01 [patent_title] => 'Entropy codec with variable divisor' [patent_app_type] => utility [patent_app_number] => 11/870300 [patent_app_country] => US [patent_app_date] => 2007-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7531 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/728/07728739.pdf [firstpage_image] =>[orig_patent_app_number] => 11870300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7594940 [patent_doc_number] => 07626522 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-01 [patent_title] => 'Data compression using variable-to-fixed length codes' [patent_app_type] => utility [patent_app_number] => 11/868862 [patent_app_country] => US [patent_app_date] => 2007-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 16516 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/626/07626522.pdf [firstpage_image] =>[orig_patent_app_number] => 11868862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4731913 [patent_doc_number] => 20080048891 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'Cylindrical cover-attached encoder apparatus' [patent_app_type] => utility [patent_app_number] => 11/905835 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4705 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20080048891.pdf [firstpage_image] =>[orig_patent_app_number] => 11905835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5439844 [patent_doc_number] => 20090091483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'FLASH ANALOG TO DIGITAL CONVERTER (ADC)' [patent_app_type] => utility [patent_app_number] => 11/867014 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5624 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091483.pdf [firstpage_image] =>[orig_patent_app_number] => 11867014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5439845 [patent_doc_number] => 20090091484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'DELTA SIGMA MODULATOR AND METHOD FOR COMPENSATING DELTA SIGMA MODULATORS FOR LOOP DELAY' [patent_app_type] => utility [patent_app_number] => 11/867034 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2809 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091484.pdf [firstpage_image] =>[orig_patent_app_number] => 11867034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5439848 [patent_doc_number] => 20090091487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'Spurious Free Dynamic Range Of An Analog To Digital Converter' [patent_app_type] => utility [patent_app_number] => 11/867016 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4165 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091487.pdf [firstpage_image] =>[orig_patent_app_number] => 11867016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5439730 [patent_doc_number] => 20090091369 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'System And Method For Equalizing Transition Density In An Integrated Circuit' [patent_app_type] => utility [patent_app_number] => 11/867238 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3628 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091369.pdf [firstpage_image] =>[orig_patent_app_number] => 11867238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5426474 [patent_doc_number] => 20090085784 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-02 [patent_title] => 'Integrated Circuit Comprising a Plurality of Digital-to-Analog Converters, Sigma-Delta Modulator Circuit, and Method of Calibrating a Plurality of Multibit Digital-to-Analog Converters' [patent_app_type] => utility [patent_app_number] => 11/865539 [patent_app_country] => US [patent_app_date] => 2007-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5750 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20090085784.pdf [firstpage_image] =>[orig_patent_app_number] => 11865539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4680411 [patent_doc_number] => 20080246637 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'Cabac Decoding Method' [patent_app_type] => utility [patent_app_number] => 11/863973 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1937 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20080246637.pdf [firstpage_image] =>[orig_patent_app_number] => 11863973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4850335 [patent_doc_number] => 20080316077 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'D/A CONVERTER' [patent_app_type] => utility [patent_app_number] => 11/863784 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4823 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0316/20080316077.pdf [firstpage_image] =>[orig_patent_app_number] => 11863784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5426475 [patent_doc_number] => 20090085785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-02 [patent_title] => 'DIGITAL-TO-ANALOG CONVERTER CALIBRATION FOR MULTI-BIT ANALOG-TO-DIGITAL CONVERTERS' [patent_app_type] => utility [patent_app_number] => 11/863807 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2386 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20090085785.pdf [firstpage_image] =>[orig_patent_app_number] => 11863807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143329 [patent_doc_number] => 07688235 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Composite analog to digital receiver with adaptive self-linearization' [patent_app_type] => utility [patent_app_number] => 11/904614 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 24 [patent_no_of_words] => 6784 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688235.pdf [firstpage_image] =>[orig_patent_app_number] => 11904614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942296 [patent_doc_number] => 20080079619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'DIGITAL-TO-ANALOG CONVERTING CIRCUIT AND DIGITAL-TO-ANALOG CONVERTING METHOD' [patent_app_type] => utility [patent_app_number] => 11/861547 [patent_app_country] => US [patent_app_date] => 2007-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10252 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079619.pdf [firstpage_image] =>[orig_patent_app_number] => 11861547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4936984 [patent_doc_number] => 20080074298 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'RESOLVER HALL DECODING CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/859213 [patent_app_country] => US [patent_app_date] => 2007-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4638 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20080074298.pdf [firstpage_image] =>[orig_patent_app_number] => 11859213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 296681 [patent_doc_number] => 07541955 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-02 [patent_title] => 'A/D conversion circuit and optical disk drive' [patent_app_type] => utility [patent_app_number] => 11/859632 [patent_app_country] => US [patent_app_date] => 2007-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 10017 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/541/07541955.pdf [firstpage_image] =>[orig_patent_app_number] => 11859632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 373939 [patent_doc_number] => 07474245 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-01-06 [patent_title] => 'Digital-to-analog converter' [patent_app_type] => utility [patent_app_number] => 11/898538 [patent_app_country] => US [patent_app_date] => 2007-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1712 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/474/07474245.pdf [firstpage_image] =>[orig_patent_app_number] => 11898538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 334915 [patent_doc_number] => 07508328 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-24 [patent_title] => 'Entropy processor for decoding' [patent_app_type] => utility [patent_app_number] => 11/855134 [patent_app_country] => US [patent_app_date] => 2007-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 11960 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/508/07508328.pdf [firstpage_image] =>[orig_patent_app_number] => 11855134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4489338 [patent_doc_number] => 07903011 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-08 [patent_title] => 'Differential current-mode translator in a sigma-delta digital-to-analog converter' [patent_app_type] => utility [patent_app_number] => 11/898533 [patent_app_country] => US [patent_app_date] => 2007-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4735 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/903/07903011.pdf [firstpage_image] =>[orig_patent_app_number] => 11898533 [rel_patent_id] =>[rel_patent_doc_number] =>)