
Robert R. Raevis
Examiner (ID: 9425, Phone: (571)272-2204 , Office: P/2856 )
| Most Active Art Unit | 2856 |
| Art Unit(s) | 2855, 3621, 2502, 2212, 2856, 2605, 2607, 2861 |
| Total Applications | 6011 |
| Issued Applications | 4922 |
| Pending Applications | 293 |
| Abandoned Applications | 846 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1041559
[patent_doc_number] => 06870496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-22
[patent_title] => 'Low voltage analog-to-digital converters with internal reference voltage and offset'
[patent_app_type] => utility
[patent_app_number] => 10/337851
[patent_app_country] => US
[patent_app_date] => 2003-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2278
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/870/06870496.pdf
[firstpage_image] =>[orig_patent_app_number] => 10337851
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/337851 | Low voltage analog-to-digital converters with internal reference voltage and offset | Jan 7, 2003 | Issued |
Array
(
[id] => 1222682
[patent_doc_number] => 06703956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-09
[patent_title] => 'Technique for improved linearity of high-precision, low-current digital-to-analog converters'
[patent_app_type] => B1
[patent_app_number] => 10/338235
[patent_app_country] => US
[patent_app_date] => 2003-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6525
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/703/06703956.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338235
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338235 | Technique for improved linearity of high-precision, low-current digital-to-analog converters | Jan 7, 2003 | Issued |
Array
(
[id] => 1160674
[patent_doc_number] => 06765506
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-20
[patent_title] => 'Scrambler, de-scrambler, and related method'
[patent_app_type] => B1
[patent_app_number] => 10/248284
[patent_app_country] => US
[patent_app_date] => 2003-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4351
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/765/06765506.pdf
[firstpage_image] =>[orig_patent_app_number] => 10248284
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/248284 | Scrambler, de-scrambler, and related method | Jan 5, 2003 | Issued |
Array
(
[id] => 1181808
[patent_doc_number] => 06747858
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-08
[patent_title] => 'Digital sample rate converter architecture'
[patent_app_type] => B1
[patent_app_number] => 10/335085
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7822
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/747/06747858.pdf
[firstpage_image] =>[orig_patent_app_number] => 10335085
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/335085 | Digital sample rate converter architecture | Dec 30, 2002 | Issued |
Array
(
[id] => 7460261
[patent_doc_number] => 20040119626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Resistor string digital to analog converter with differential outputs and reduced switch count'
[patent_app_type] => new
[patent_app_number] => 10/328158
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1788
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20040119626.pdf
[firstpage_image] =>[orig_patent_app_number] => 10328158
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/328158 | Resistor string digital to analog converter with differential outputs and reduced switch count | Dec 22, 2002 | Issued |
Array
(
[id] => 6845619
[patent_doc_number] => 20030164786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-04
[patent_title] => 'Programmable architecture analog-to-digital converter'
[patent_app_type] => new
[patent_app_number] => 10/327845
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3511
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20030164786.pdf
[firstpage_image] =>[orig_patent_app_number] => 10327845
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/327845 | Programmable architecture analog-to-digital converter | Dec 22, 2002 | Issued |
Array
(
[id] => 6827960
[patent_doc_number] => 20030179018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Method and apparatus of producing a digital depiction of a signal'
[patent_app_type] => new
[patent_app_number] => 10/311887
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5154
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20030179018.pdf
[firstpage_image] =>[orig_patent_app_number] => 10311887
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/311887 | Method and apparatus of producing a digital depiction of a signal | Dec 22, 2002 | Issued |
Array
(
[id] => 6799896
[patent_doc_number] => 20030095060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'Direct digital conversion of baseband signals to super-nyquist frequencies'
[patent_app_type] => new
[patent_app_number] => 10/327448
[patent_app_country] => US
[patent_app_date] => 2002-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3651
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20030095060.pdf
[firstpage_image] =>[orig_patent_app_number] => 10327448
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/327448 | Direct digital conversion of baseband signals to super-nyquist frequencies | Dec 19, 2002 | Issued |
Array
(
[id] => 1230755
[patent_doc_number] => 06697001
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-24
[patent_title] => 'Continuous-time sigma-delta modulator with discrete time common-mode feedback'
[patent_app_type] => B1
[patent_app_number] => 10/324684
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5113
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/697/06697001.pdf
[firstpage_image] =>[orig_patent_app_number] => 10324684
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/324684 | Continuous-time sigma-delta modulator with discrete time common-mode feedback | Dec 18, 2002 | Issued |
Array
(
[id] => 1177899
[patent_doc_number] => 06750792
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-15
[patent_title] => 'Serial-to-parallel conversion circuit, and semiconductor display device employing the same'
[patent_app_type] => B2
[patent_app_number] => 10/320491
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 62
[patent_no_of_words] => 22282
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/750/06750792.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320491
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320491 | Serial-to-parallel conversion circuit, and semiconductor display device employing the same | Dec 16, 2002 | Issued |
Array
(
[id] => 7301845
[patent_doc_number] => 20040113822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'SCALABLE GRAY CODE COUNTER AND APPLICATIONS THEREOF'
[patent_app_type] => new
[patent_app_number] => 10/320282
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8192
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20040113822.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320282
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320282 | Scalable gray code counter and applications thereof | Dec 15, 2002 | Issued |
Array
(
[id] => 7302229
[patent_doc_number] => 20040114206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'Current driver for an analog micromirror device'
[patent_app_type] => new
[patent_app_number] => 10/318684
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1636
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20040114206.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318684
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318684 | Current driver for an analog micromirror device | Dec 12, 2002 | Abandoned |
Array
(
[id] => 1183236
[patent_doc_number] => 06741195
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'Low glitch current steering digital to analog converter and method'
[patent_app_type] => B1
[patent_app_number] => 10/317678
[patent_app_country] => US
[patent_app_date] => 2002-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5732
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/741/06741195.pdf
[firstpage_image] =>[orig_patent_app_number] => 10317678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/317678 | Low glitch current steering digital to analog converter and method | Dec 10, 2002 | Issued |
Array
(
[id] => 7287081
[patent_doc_number] => 20040108946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'DECODING BIT STREAMS COMPRESSED WITH COMPRESSION TECHNIQUES EMPLOYING VARIABLE LENGTH CODES'
[patent_app_type] => new
[patent_app_number] => 10/314342
[patent_app_country] => US
[patent_app_date] => 2002-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4744
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20040108946.pdf
[firstpage_image] =>[orig_patent_app_number] => 10314342
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/314342 | Decoding bit streams compressed with compression techniques employing variable length codes | Dec 8, 2002 | Issued |
Array
(
[id] => 6695316
[patent_doc_number] => 20030107510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-12
[patent_title] => 'Arrangement and process for interpolating a measured signal'
[patent_app_type] => new
[patent_app_number] => 10/314178
[patent_app_country] => US
[patent_app_date] => 2002-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4912
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0107/20030107510.pdf
[firstpage_image] =>[orig_patent_app_number] => 10314178
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/314178 | Arrangement and process for interpolating a measured signal | Dec 5, 2002 | Issued |
Array
(
[id] => 542925
[patent_doc_number] => 07176823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-13
[patent_title] => 'Gigabit ethernet line driver and hybrid architecture'
[patent_app_type] => utility
[patent_app_number] => 10/299273
[patent_app_country] => US
[patent_app_date] => 2002-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 3405
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/176/07176823.pdf
[firstpage_image] =>[orig_patent_app_number] => 10299273
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/299273 | Gigabit ethernet line driver and hybrid architecture | Nov 18, 2002 | Issued |
Array
(
[id] => 6602481
[patent_doc_number] => 20030209230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-13
[patent_title] => 'Apparatus for processing knock sensor signal'
[patent_app_type] => new
[patent_app_number] => 10/298582
[patent_app_country] => US
[patent_app_date] => 2002-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 18339
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20030209230.pdf
[firstpage_image] =>[orig_patent_app_number] => 10298582
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/298582 | Apparatus for processing knock sensor signal | Nov 18, 2002 | Issued |
Array
(
[id] => 1282896
[patent_doc_number] => 06646577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-11
[patent_title] => 'Method of performing Huffman decoding'
[patent_app_type] => B2
[patent_app_number] => 10/293187
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3064
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/646/06646577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10293187
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/293187 | Method of performing Huffman decoding | Nov 11, 2002 | Issued |
Array
(
[id] => 1152970
[patent_doc_number] => 06774826
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-10
[patent_title] => 'Synchronization code recovery circuit and method'
[patent_app_type] => B2
[patent_app_number] => 10/285678
[patent_app_country] => US
[patent_app_date] => 2002-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 3033
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/774/06774826.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285678 | Synchronization code recovery circuit and method | Oct 31, 2002 | Issued |
Array
(
[id] => 1350093
[patent_doc_number] => 06587058
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-01
[patent_title] => 'Processing circuit and method for variable-length coding and decoding'
[patent_app_type] => B1
[patent_app_number] => 10/280975
[patent_app_country] => US
[patent_app_date] => 2002-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 11638
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/587/06587058.pdf
[firstpage_image] =>[orig_patent_app_number] => 10280975
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/280975 | Processing circuit and method for variable-length coding and decoding | Oct 24, 2002 | Issued |