
Robert R. Raevis
Examiner (ID: 9425, Phone: (571)272-2204 , Office: P/2856 )
| Most Active Art Unit | 2856 |
| Art Unit(s) | 2855, 3621, 2502, 2212, 2856, 2605, 2607, 2861 |
| Total Applications | 6011 |
| Issued Applications | 4922 |
| Pending Applications | 293 |
| Abandoned Applications | 846 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1126036
[patent_doc_number] => 06795000
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-21
[patent_title] => 'Programmable converter having an automatic channel sequencing mode'
[patent_app_type] => B1
[patent_app_number] => 09/982491
[patent_app_country] => US
[patent_app_date] => 2001-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6397
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/795/06795000.pdf
[firstpage_image] =>[orig_patent_app_number] => 09982491
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/982491 | Programmable converter having an automatic channel sequencing mode | Oct 17, 2001 | Issued |
Array
(
[id] => 941720
[patent_doc_number] => 06970112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-29
[patent_title] => 'Method for transmitting a digital message and system for carrying out said method'
[patent_app_type] => utility
[patent_app_number] => 10/478882
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4911
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 515
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/970/06970112.pdf
[firstpage_image] =>[orig_patent_app_number] => 10478882
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/478882 | Method for transmitting a digital message and system for carrying out said method | Oct 15, 2001 | Issued |
Array
(
[id] => 1384413
[patent_doc_number] => 06563443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-13
[patent_title] => 'Method and device for absolute position determination'
[patent_app_type] => B2
[patent_app_number] => 09/972773
[patent_app_country] => US
[patent_app_date] => 2001-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3819
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/563/06563443.pdf
[firstpage_image] =>[orig_patent_app_number] => 09972773
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/972773 | Method and device for absolute position determination | Oct 4, 2001 | Issued |
Array
(
[id] => 1441620
[patent_doc_number] => 06496129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-17
[patent_title] => 'Segmented circuitry'
[patent_app_type] => B2
[patent_app_number] => 09/968782
[patent_app_country] => US
[patent_app_date] => 2001-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 42
[patent_no_of_words] => 18441
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/496/06496129.pdf
[firstpage_image] =>[orig_patent_app_number] => 09968782
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/968782 | Segmented circuitry | Oct 2, 2001 | Issued |
Array
(
[id] => 6781575
[patent_doc_number] => 20030063022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-03
[patent_title] => 'Method and apparatus for digital-to-analog conversion with improved signal-to-noise and distortion ratio'
[patent_app_type] => new
[patent_app_number] => 09/964888
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4194
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20030063022.pdf
[firstpage_image] =>[orig_patent_app_number] => 09964888
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/964888 | Method and apparatus for digital-to-analog conversion with improved signal-to-noise and distortion ratio | Sep 27, 2001 | Abandoned |
Array
(
[id] => 1320860
[patent_doc_number] => 06608573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-08-19
[patent_title] => 'Automatic resolution changing method and circuit for use in digital conversion of two-phase sinusoidal wave signals'
[patent_app_type] => B2
[patent_app_number] => 09/961272
[patent_app_country] => US
[patent_app_date] => 2001-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4068
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/608/06608573.pdf
[firstpage_image] =>[orig_patent_app_number] => 09961272
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/961272 | Automatic resolution changing method and circuit for use in digital conversion of two-phase sinusoidal wave signals | Sep 24, 2001 | Issued |
Array
(
[id] => 1537431
[patent_doc_number] => 06489913
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-03
[patent_title] => 'Sub-ranging analog-to-digital converter using a sigma delta converter'
[patent_app_type] => B1
[patent_app_number] => 09/962285
[patent_app_country] => US
[patent_app_date] => 2001-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3181
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/489/06489913.pdf
[firstpage_image] =>[orig_patent_app_number] => 09962285
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/962285 | Sub-ranging analog-to-digital converter using a sigma delta converter | Sep 23, 2001 | Issued |
Array
(
[id] => 735521
[patent_doc_number] => 07038605
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Apparatus and method for measuring noise, and recording medium'
[patent_app_type] => utility
[patent_app_number] => 10/399257
[patent_app_country] => US
[patent_app_date] => 2001-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3691
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/038/07038605.pdf
[firstpage_image] =>[orig_patent_app_number] => 10399257
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/399257 | Apparatus and method for measuring noise, and recording medium | Sep 16, 2001 | Issued |
Array
(
[id] => 6656068
[patent_doc_number] => 20030009596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-09
[patent_title] => 'Method for programming code compression using block sorted compression algorithm, processor system and method for an information delivering service using the code compression'
[patent_app_type] => new
[patent_app_number] => 09/945708
[patent_app_country] => US
[patent_app_date] => 2001-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6605
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20030009596.pdf
[firstpage_image] =>[orig_patent_app_number] => 09945708
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/945708 | Method for programming code compression using block sorted compression algorithm, processor system and method for an information delivering service using the code compression | Sep 4, 2001 | Abandoned |
Array
(
[id] => 6431534
[patent_doc_number] => 20020175846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Multi-bit delta sigma A/D converter'
[patent_app_type] => new
[patent_app_number] => 09/944185
[patent_app_country] => US
[patent_app_date] => 2001-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20020175846.pdf
[firstpage_image] =>[orig_patent_app_number] => 09944185
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/944185 | Multi-bit A/D converter | Sep 3, 2001 | Issued |
Array
(
[id] => 1456640
[patent_doc_number] => 06462695
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Dynamic biasing techniques for low power pipeline analog to digital converters'
[patent_app_type] => B1
[patent_app_number] => 09/945375
[patent_app_country] => US
[patent_app_date] => 2001-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2964
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/462/06462695.pdf
[firstpage_image] =>[orig_patent_app_number] => 09945375
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/945375 | Dynamic biasing techniques for low power pipeline analog to digital converters | Aug 30, 2001 | Issued |
Array
(
[id] => 1425043
[patent_doc_number] => 06518893
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-11
[patent_title] => 'Method and apparatus for multilevel signal operation'
[patent_app_type] => B1
[patent_app_number] => 09/939075
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 6245
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/518/06518893.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939075
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939075 | Method and apparatus for multilevel signal operation | Aug 23, 2001 | Issued |
Array
(
[id] => 6418686
[patent_doc_number] => 20020126031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Resistor cascade for forming electrical reference quantities and analog/digital converter'
[patent_app_type] => new
[patent_app_number] => 09/938186
[patent_app_country] => US
[patent_app_date] => 2001-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2401
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20020126031.pdf
[firstpage_image] =>[orig_patent_app_number] => 09938186
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/938186 | Resistor cascade for forming electrical reference quantities and analog/digital converter | Aug 22, 2001 | Issued |
Array
(
[id] => 6482078
[patent_doc_number] => 20020024455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-28
[patent_title] => 'System and method for a self-delineating serial link for very high-speed data communication interfaces'
[patent_app_type] => new
[patent_app_number] => 09/938082
[patent_app_country] => US
[patent_app_date] => 2001-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2917
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20020024455.pdf
[firstpage_image] =>[orig_patent_app_number] => 09938082
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/938082 | System and method for a self-delineating serial link for very high-speed data communication interfaces | Aug 22, 2001 | Issued |
Array
(
[id] => 1372477
[patent_doc_number] => 06570512
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-27
[patent_title] => 'Circuit configuration for quantization of digital signals and for filtering quantization noise'
[patent_app_type] => B1
[patent_app_number] => 09/856382
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2509
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/570/06570512.pdf
[firstpage_image] =>[orig_patent_app_number] => 09856382
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/856382 | Circuit configuration for quantization of digital signals and for filtering quantization noise | Aug 20, 2001 | Issued |
Array
(
[id] => 1548820
[patent_doc_number] => 06445331
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-03
[patent_title] => 'Apparatus and method for common-mode regulation in a switched capacitor circuit'
[patent_app_type] => B1
[patent_app_number] => 09/930675
[patent_app_country] => US
[patent_app_date] => 2001-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4744
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/445/06445331.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930675
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930675 | Apparatus and method for common-mode regulation in a switched capacitor circuit | Aug 13, 2001 | Issued |
Array
(
[id] => 1537402
[patent_doc_number] => 06489905
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-03
[patent_title] => 'Segmented DAC calibration circuitry and methodology'
[patent_app_type] => B1
[patent_app_number] => 09/925183
[patent_app_country] => US
[patent_app_date] => 2001-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 3341
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/489/06489905.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925183
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925183 | Segmented DAC calibration circuitry and methodology | Aug 7, 2001 | Issued |
Array
(
[id] => 1571891
[patent_doc_number] => 06498575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-24
[patent_title] => 'D/A converter'
[patent_app_type] => B2
[patent_app_number] => 09/921474
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 5954
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/498/06498575.pdf
[firstpage_image] =>[orig_patent_app_number] => 09921474
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/921474 | D/A converter | Aug 2, 2001 | Issued |
Array
(
[id] => 5826621
[patent_doc_number] => 20020067297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-06
[patent_title] => 'Pruning calibration flash analog-to-digital converter (ADC) and a method of calibrating and manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/910179
[patent_app_country] => US
[patent_app_date] => 2001-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 9706
[patent_no_of_claims] => 65
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20020067297.pdf
[firstpage_image] =>[orig_patent_app_number] => 09910179
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/910179 | Pruning calibration flash analog-to-digital converter (ADC) and a method of calibrating and manufacturing the same | Jul 18, 2001 | Abandoned |
Array
(
[id] => 1481901
[patent_doc_number] => 06452527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-09-17
[patent_title] => 'Current adding type D/A converter'
[patent_app_type] => B2
[patent_app_number] => 09/893278
[patent_app_country] => US
[patent_app_date] => 2001-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 11559
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/452/06452527.pdf
[firstpage_image] =>[orig_patent_app_number] => 09893278
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/893278 | Current adding type D/A converter | Jun 26, 2001 | Issued |