
Robert T. Huber
Examiner (ID: 11383)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892 |
| Total Applications | 657 |
| Issued Applications | 373 |
| Pending Applications | 0 |
| Abandoned Applications | 285 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9047309
[patent_doc_number] => 08541863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Data retention in a single poly EPROM cell'
[patent_app_type] => utility
[patent_app_number] => 12/955061
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2078
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955061
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955061 | Data retention in a single poly EPROM cell | Nov 28, 2010 | Issued |
Array
(
[id] => 8217395
[patent_doc_number] => 20120133024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'Semiconductor Device and Method for Manufacturing a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 12/955195
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9564
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955195
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955195 | Method of contacting a doping region in a semiconductor substrate | Nov 28, 2010 | Issued |
Array
(
[id] => 7762699
[patent_doc_number] => 20120032249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/955214
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20120032249.pdf
[firstpage_image] =>[orig_patent_app_number] => 12955214
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955214 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING NONVOLATILE SEMICONDUCTOR MEMORY DEVICE | Nov 28, 2010 | Abandoned |
Array
(
[id] => 9711524
[patent_doc_number] => 08836100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Slotted configuration for optimized placement of micro-components using adhesive bonding'
[patent_app_type] => utility
[patent_app_number] => 12/955011
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3367
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955011
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955011 | Slotted configuration for optimized placement of micro-components using adhesive bonding | Nov 28, 2010 | Issued |
Array
(
[id] => 6042357
[patent_doc_number] => 20110204434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/955084
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5900
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20110204434.pdf
[firstpage_image] =>[orig_patent_app_number] => 12955084
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955084 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Nov 28, 2010 | Abandoned |
Array
(
[id] => 8217328
[patent_doc_number] => 20120132994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'HIGH-VOLTAGE SEMICONDUCTOR-ON-INSULATOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/955088
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955088
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955088 | HIGH-VOLTAGE SEMICONDUCTOR-ON-INSULATOR DEVICE | Nov 28, 2010 | Abandoned |
Array
(
[id] => 8071963
[patent_doc_number] => 20110241043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-06
[patent_title] => 'SUBSTRATE FOR LIGHT-EMITTING ELEMENT AND LIGHT-EMITTING DEVICE EMPLOYING IT'
[patent_app_type] => utility
[patent_app_number] => 12/955338
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 18330
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20110241043.pdf
[firstpage_image] =>[orig_patent_app_number] => 12955338
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955338 | SUBSTRATE FOR LIGHT-EMITTING ELEMENT AND LIGHT-EMITTING DEVICE EMPLOYING IT | Nov 28, 2010 | Abandoned |
Array
(
[id] => 8217353
[patent_doc_number] => 20120133006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'OXIDE MEMS BEAM'
[patent_app_type] => utility
[patent_app_number] => 12/955220
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 6059
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955220
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955220 | OXIDE MEMS BEAM | Nov 28, 2010 | Abandoned |
Array
(
[id] => 8217261
[patent_doc_number] => 20120132960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'REGROWN HETEROJUNCTION BIPOLAR TRANSISTORS FOR MULTI-FUNCTION INTEGRATED DEVICES AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/955171
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8219
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/955171 | Regrown heterojunction bipolar transistors for multi-function integrated devices and method for fabricating the same | Nov 28, 2010 | Issued |
Array
(
[id] => 8217336
[patent_doc_number] => 20120132998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'Replacement Metal Gate Structures Providing Independent Control On Work Function and Gate Leakage Current'
[patent_app_type] => utility
[patent_app_number] => 12/954946
[patent_app_country] => US
[patent_app_date] => 2010-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12954946
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/954946 | Replacement metal gate structures providing independent control on work function and gate leakage current | Nov 28, 2010 | Issued |
Array
(
[id] => 7787642
[patent_doc_number] => 20120049198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'ARRAY SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/954901
[patent_app_country] => US
[patent_app_date] => 2010-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3602
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20120049198.pdf
[firstpage_image] =>[orig_patent_app_number] => 12954901
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/954901 | ARRAY SUBSTRATE | Nov 27, 2010 | Abandoned |
Array
(
[id] => 6137560
[patent_doc_number] => 20110127658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-02
[patent_title] => 'Muti Thickness Lead Frame'
[patent_app_type] => utility
[patent_app_number] => 12/954852
[patent_app_country] => US
[patent_app_date] => 2010-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1227
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20110127658.pdf
[firstpage_image] =>[orig_patent_app_number] => 12954852
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/954852 | Muti Thickness Lead Frame | Nov 26, 2010 | Abandoned |
Array
(
[id] => 7738716
[patent_doc_number] => 20120018718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-26
[patent_title] => 'Self-aligned top-gate thin film transistors and method for fabricating same'
[patent_app_type] => utility
[patent_app_number] => 12/927835
[patent_app_country] => US
[patent_app_date] => 2010-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2747
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20120018718.pdf
[firstpage_image] =>[orig_patent_app_number] => 12927835
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/927835 | Self-aligned top-gate thin film transistors and method for fabricating same | Nov 25, 2010 | Abandoned |
Array
(
[id] => 9818208
[patent_doc_number] => 08927996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'OLED display device that prevents shorting of interconnections during manufacture thereof'
[patent_app_type] => utility
[patent_app_number] => 12/954804
[patent_app_country] => US
[patent_app_date] => 2010-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3362
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12954804
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/954804 | OLED display device that prevents shorting of interconnections during manufacture thereof | Nov 25, 2010 | Issued |
Array
(
[id] => 8436009
[patent_doc_number] => 08283780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Surface mount semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/954630
[patent_app_country] => US
[patent_app_date] => 2010-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 24
[patent_no_of_words] => 4080
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12954630
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/954630 | Surface mount semiconductor device | Nov 24, 2010 | Issued |
Array
(
[id] => 5942518
[patent_doc_number] => 20110103138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'SINGLE-CHARGE TUNNELING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/947009
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8322
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20110103138.pdf
[firstpage_image] =>[orig_patent_app_number] => 12947009
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947009 | SINGLE-CHARGE TUNNELING DEVICE | Nov 15, 2010 | Abandoned |
Array
(
[id] => 8797025
[patent_doc_number] => 08435892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-07
[patent_title] => 'Method of manufacturing semiconductor device comprising the step of doping semiconductor film through contact hole'
[patent_app_type] => utility
[patent_app_number] => 12/908521
[patent_app_country] => US
[patent_app_date] => 2010-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 32
[patent_no_of_words] => 11559
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12908521
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/908521 | Method of manufacturing semiconductor device comprising the step of doping semiconductor film through contact hole | Oct 19, 2010 | Issued |
Array
(
[id] => 6193078
[patent_doc_number] => 20110024832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'Semiconductor apparatus and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/923859
[patent_app_country] => US
[patent_app_date] => 2010-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 51
[patent_no_of_words] => 11347
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20110024832.pdf
[firstpage_image] =>[orig_patent_app_number] => 12923859
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/923859 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof | Oct 11, 2010 | Issued |
Array
(
[id] => 8571644
[patent_doc_number] => 08338289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-25
[patent_title] => 'Method of manufacturing a semiconductor chip including a semiconductor substrate and a through via provided in a through hole'
[patent_app_type] => utility
[patent_app_number] => 12/901028
[patent_app_country] => US
[patent_app_date] => 2010-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 5145
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 354
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12901028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/901028 | Method of manufacturing a semiconductor chip including a semiconductor substrate and a through via provided in a through hole | Oct 7, 2010 | Issued |
Array
(
[id] => 6193689
[patent_doc_number] => 20110025443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'APPARATUS AND METHOD FOR WAFER LEVEL FABRICATION OF HIGH VALUE INDUCTORS ON SEMICONDUCTOR INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/899384
[patent_app_country] => US
[patent_app_date] => 2010-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2651
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20110025443.pdf
[firstpage_image] =>[orig_patent_app_number] => 12899384
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/899384 | Apparatus and method for wafer level fabrication of high value inductors on semiconductor integrated circuits | Oct 5, 2010 | Issued |