
Robert T. Huber
Examiner (ID: 18933)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892 |
| Total Applications | 651 |
| Issued Applications | 367 |
| Pending Applications | 0 |
| Abandoned Applications | 285 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13528227
[patent_doc_number] => 20180315656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => Wafer Level Dicing Method and Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/019096
[patent_app_country] => US
[patent_app_date] => 2018-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5280
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16019096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/019096 | Wafer level dicing method and semiconductor device | Jun 25, 2018 | Issued |
Array
(
[id] => 16846010
[patent_doc_number] => 11018106
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Semiconductor device including solder bracing material with a rough surface, and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/013914
[patent_app_country] => US
[patent_app_date] => 2018-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 6508
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16013914
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/013914 | Semiconductor device including solder bracing material with a rough surface, and manufacturing method thereof | Jun 19, 2018 | Issued |
Array
(
[id] => 13514795
[patent_doc_number] => 20180308940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => SEMICONDUCTOR WAFER, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR LAYER
[patent_app_type] => utility
[patent_app_number] => 15/983450
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983450
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983450 | SEMICONDUCTOR WAFER, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR LAYER | May 17, 2018 | Abandoned |
Array
(
[id] => 15045737
[patent_doc_number] => 20190333873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => ENHANCED BONDING BETWEEN III-V MATERIAL AND OXIDE MATERIAL
[patent_app_type] => utility
[patent_app_number] => 15/965054
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8541
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965054
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965054 | Enhanced bonding between III-V material and oxide material | Apr 26, 2018 | Issued |
Array
(
[id] => 13392795
[patent_doc_number] => 20180247940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => THREE-DIMENSIONAL (3D) SEMICONDUCTOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/964190
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964190
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964190 | Three-dimensional (3D) semiconductor memory devices | Apr 26, 2018 | Issued |
Array
(
[id] => 15046013
[patent_doc_number] => 20190334011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => INVERSE T-SHAPED CONTACT STRUCTURES HAVING AIR GAP SPACERS
[patent_app_type] => utility
[patent_app_number] => 15/965264
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965264 | Inverse T-shaped contact structures having air gap spacers | Apr 26, 2018 | Issued |
Array
(
[id] => 13558957
[patent_doc_number] => 20180331026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => WIRING SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/964594
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964594
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964594 | WIRING SUBSTRATE | Apr 26, 2018 | Abandoned |
Array
(
[id] => 15857669
[patent_doc_number] => 10644136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Merged gate and source/drain contacts in a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/945578
[patent_app_country] => US
[patent_app_date] => 2018-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4213
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15945578
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/945578 | Merged gate and source/drain contacts in a semiconductor device | Apr 3, 2018 | Issued |
Array
(
[id] => 13306937
[patent_doc_number] => 20180205005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => STRUCTURES AND METHODS FOR SHIELDING MAGNETICALLY SENSITIVE COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 15/923842
[patent_app_country] => US
[patent_app_date] => 2018-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15923842
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/923842 | Structures and methods for shielding magnetically sensitive components | Mar 15, 2018 | Issued |
Array
(
[id] => 13452181
[patent_doc_number] => 20180277633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT WITH GUARD RING
[patent_app_type] => utility
[patent_app_number] => 15/921643
[patent_app_country] => US
[patent_app_date] => 2018-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 35464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15921643
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/921643 | Semiconductor integrated circuit with guard ring | Mar 13, 2018 | Issued |
Array
(
[id] => 17366175
[patent_doc_number] => 11233208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Flexible display screen with groove to accommodate a chip
[patent_app_type] => utility
[patent_app_number] => 16/323433
[patent_app_country] => US
[patent_app_date] => 2018-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4979
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16323433
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/323433 | Flexible display screen with groove to accommodate a chip | Mar 7, 2018 | Issued |
Array
(
[id] => 12897322
[patent_doc_number] => 20180190949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => ORGANIC LIGHT-EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/901771
[patent_app_country] => US
[patent_app_date] => 2018-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9260
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15901771
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/901771 | Organic light-emitting device with graphene electrode layer and method of manufacturing the same | Feb 20, 2018 | Issued |
Array
(
[id] => 12800941
[patent_doc_number] => 20180158816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/883289
[patent_app_country] => US
[patent_app_date] => 2018-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883289
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/883289 | Method of manufacturing a semiconductor device with an upper surface of a substrate at different levels | Jan 29, 2018 | Issued |
Array
(
[id] => 15139617
[patent_doc_number] => 10483295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Semiconductor device comprising resistor comprising metal oxide
[patent_app_type] => utility
[patent_app_number] => 15/865567
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 129
[patent_no_of_words] => 46338
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865567
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865567 | Semiconductor device comprising resistor comprising metal oxide | Jan 8, 2018 | Issued |
Array
(
[id] => 12692674
[patent_doc_number] => 20180122724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => Semiconductor Device Having Leadframe With Pressure-Absorbing Pad Straps
[patent_app_type] => utility
[patent_app_number] => 15/848372
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848372 | Semiconductor Device Having Leadframe With Pressure-Absorbing Pad Straps | Dec 19, 2017 | Abandoned |
Array
(
[id] => 14367011
[patent_doc_number] => 10304818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Method of manufacturing semiconductor devices having conductive plugs with varying widths
[patent_app_type] => utility
[patent_app_number] => 15/836580
[patent_app_country] => US
[patent_app_date] => 2017-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 6972
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15836580
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/836580 | Method of manufacturing semiconductor devices having conductive plugs with varying widths | Dec 7, 2017 | Issued |
Array
(
[id] => 12263874
[patent_doc_number] => 20180083071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'ORGANIC LIGHT EMITTING DIODE DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 15/825750
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5422
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825750
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825750 | Organic light emitting diode display with color filters having recess portion or convex portion | Nov 28, 2017 | Issued |
Array
(
[id] => 12264438
[patent_doc_number] => 20180083634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'Low Leakage ReRAM FPGA Configuration Cell'
[patent_app_type] => utility
[patent_app_number] => 15/823216
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7961
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15823216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/823216 | Low leakage ReRAM FPGA configuration cell | Nov 26, 2017 | Issued |
Array
(
[id] => 12693172
[patent_doc_number] => 20180122890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/797460
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7099
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797460 | Organic light emitting display device with second metal layer contacting first metal layer at power supply line | Oct 29, 2017 | Issued |
Array
(
[id] => 16386637
[patent_doc_number] => 10811482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Display device including a display module with connecting pins
[patent_app_type] => utility
[patent_app_number] => 15/796408
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7000
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15796408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/796408 | Display device including a display module with connecting pins | Oct 26, 2017 | Issued |