Robert W. Beausoliel Jr.

Array ( [id] => 2640002 [patent_doc_number] => 04916695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-10 [patent_title] => 'Stored program controlled real time system including three substantially identical processors' [patent_app_type] => 1 [patent_app_number] => 7/176759 [patent_app_country] => US [patent_app_date] => 1988-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4024 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/916/04916695.pdf [firstpage_image] =>[orig_patent_app_number] => 176759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2613375 [patent_doc_number] => 04912708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-27 [patent_title] => 'Automatic microprocessor fault recovery system' [patent_app_type] => 1 [patent_app_number] => 7/171628 [patent_app_country] => US [patent_app_date] => 1988-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2325 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/912/04912708.pdf [firstpage_image] =>[orig_patent_app_number] => 171628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2535780 [patent_doc_number] => 04888779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-19 [patent_title] => 'Matched spectral null trellis codes for partial response channels' [patent_app_type] => 1 [patent_app_number] => 7/169920 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 8983 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/888/04888779.pdf [firstpage_image] =>[orig_patent_app_number] => 169920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2579644 [patent_doc_number] => 04901319 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-13 [patent_title] => 'Transmission system with adaptive interleaving' [patent_app_type] => 1 [patent_app_number] => 7/169699 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2631 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/901/04901319.pdf [firstpage_image] =>[orig_patent_app_number] => 169699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2535692 [patent_doc_number] => 04888775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-19 [patent_title] => 'Trellis codes for partial response channels' [patent_app_type] => 1 [patent_app_number] => 7/169919 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 6371 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/888/04888775.pdf [firstpage_image] =>[orig_patent_app_number] => 169919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2530543 [patent_doc_number] => 04885748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-05 [patent_title] => 'Method and circuit configuration of the parallel input of data into a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/168668 [patent_app_country] => US [patent_app_date] => 1988-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 6676 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 347 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/885/04885748.pdf [firstpage_image] =>[orig_patent_app_number] => 168668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2655727 [patent_doc_number] => 04896322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-23 [patent_title] => 'Circuit configuration and a method for the testing of storage cells' [patent_app_type] => 1 [patent_app_number] => 7/168676 [patent_app_country] => US [patent_app_date] => 1988-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 4036 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/896/04896322.pdf [firstpage_image] =>[orig_patent_app_number] => 168676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2483363 [patent_doc_number] => 04879720 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-07 [patent_title] => 'Decoder ring system' [patent_app_type] => 1 [patent_app_number] => 7/166187 [patent_app_country] => US [patent_app_date] => 1988-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3340 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/879/04879720.pdf [firstpage_image] =>[orig_patent_app_number] => 166187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2641085 [patent_doc_number] => 04958350 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-18 [patent_title] => 'Error detecting/correction code and apparatus' [patent_app_type] => 1 [patent_app_number] => 7/163616 [patent_app_country] => US [patent_app_date] => 1988-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 23 [patent_no_of_words] => 8587 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/958/04958350.pdf [firstpage_image] =>[orig_patent_app_number] => 163616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2525458 [patent_doc_number] => 04852101 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-25 [patent_title] => 'Apparatus for recording and/or reproducing optical cards' [patent_app_type] => 1 [patent_app_number] => 7/163125 [patent_app_country] => US [patent_app_date] => 1988-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 9263 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 311 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/852/04852101.pdf [firstpage_image] =>[orig_patent_app_number] => 163125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2495682 [patent_doc_number] => 04866712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-12 [patent_title] => 'Methods and apparatus for fault recovery' [patent_app_type] => 1 [patent_app_number] => 7/158228 [patent_app_country] => US [patent_app_date] => 1988-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5051 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/866/04866712.pdf [firstpage_image] =>[orig_patent_app_number] => 158228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2482543 [patent_doc_number] => 04879675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-07 [patent_title] => 'Parity generator circuit and method' [patent_app_type] => 1 [patent_app_number] => 7/156626 [patent_app_country] => US [patent_app_date] => 1988-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2676 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 371 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/879/04879675.pdf [firstpage_image] =>[orig_patent_app_number] => 156626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2640097 [patent_doc_number] => 04916700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-10 [patent_title] => 'Semiconductor storage device' [patent_app_type] => 1 [patent_app_number] => 7/156897 [patent_app_country] => US [patent_app_date] => 1988-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8269 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/916/04916700.pdf [firstpage_image] =>[orig_patent_app_number] => 156897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2624565 [patent_doc_number] => 04943968 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-24 [patent_title] => 'Method of displaying execution trace in a logic programming language processing system' [patent_app_type] => 1 [patent_app_number] => 7/156459 [patent_app_country] => US [patent_app_date] => 1988-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 6686 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/943/04943968.pdf [firstpage_image] =>[orig_patent_app_number] => 156459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2486984 [patent_doc_number] => 04876684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-24 [patent_title] => 'Method of and apparatus for diagnosing failures in read only memory systems and the like' [patent_app_type] => 1 [patent_app_number] => 7/154927 [patent_app_country] => US [patent_app_date] => 1988-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 5194 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/876/04876684.pdf [firstpage_image] =>[orig_patent_app_number] => 154927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2533059 [patent_doc_number] => 04884272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-28 [patent_title] => 'Maximum likelihood diversity receiver' [patent_app_type] => 1 [patent_app_number] => 7/154218 [patent_app_country] => US [patent_app_date] => 1988-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3191 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/884/04884272.pdf [firstpage_image] =>[orig_patent_app_number] => 154218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2647165 [patent_doc_number] => 04910736 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-20 [patent_title] => 'Encoding method and apparatus for recording data with an identification code and an error check code' [patent_app_type] => 1 [patent_app_number] => 7/150388 [patent_app_country] => US [patent_app_date] => 1988-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 30 [patent_no_of_words] => 7607 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/910/04910736.pdf [firstpage_image] =>[orig_patent_app_number] => 150388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2595355 [patent_doc_number] => 04891813 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-02 [patent_title] => 'Passive bus communication using alternate CRC' [patent_app_type] => 1 [patent_app_number] => 7/150129 [patent_app_country] => US [patent_app_date] => 1988-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2502 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/891/04891813.pdf [firstpage_image] =>[orig_patent_app_number] => 150129 [rel_patent_id] =>[rel_patent_doc_number] =>)