Robert W. Beausoliel Jr.

Array ( [id] => 2504720 [patent_doc_number] => 04847842 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-11 [patent_title] => 'SM codec method and apparatus' [patent_app_type] => 1 [patent_app_number] => 7/122948 [patent_app_country] => US [patent_app_date] => 1987-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5680 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/847/04847842.pdf [firstpage_image] =>[orig_patent_app_number] => 122948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2531886 [patent_doc_number] => 04878220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-31 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/123008 [patent_app_country] => US [patent_app_date] => 1987-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4187 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 368 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/878/04878220.pdf [firstpage_image] =>[orig_patent_app_number] => 123008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2573345 [patent_doc_number] => 04849974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-18 [patent_title] => 'PASM and TASM forward error correction and detection code method and apparatus' [patent_app_type] => 1 [patent_app_number] => 7/119932 [patent_app_country] => US [patent_app_date] => 1987-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7602 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/849/04849974.pdf [firstpage_image] =>[orig_patent_app_number] => 119932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2573444 [patent_doc_number] => 04835775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-30 [patent_title] => 'Hypersystolic reed-solomon encoder' [patent_app_type] => 1 [patent_app_number] => 7/107207 [patent_app_country] => US [patent_app_date] => 1987-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6292 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/835/04835775.pdf [firstpage_image] =>[orig_patent_app_number] => 107207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2535752 [patent_doc_number] => 04888778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-19 [patent_title] => 'Algebraic coder-decoder for Reed Solomon and BCH block codes, applicable to telecommunications' [patent_app_type] => 1 [patent_app_number] => 7/112954 [patent_app_country] => US [patent_app_date] => 1987-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 8316 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/888/04888778.pdf [firstpage_image] =>[orig_patent_app_number] => 112954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2595298 [patent_doc_number] => 04891810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-02 [patent_title] => 'Reconfigurable computing device' [patent_app_type] => 1 [patent_app_number] => 7/114109 [patent_app_country] => US [patent_app_date] => 1987-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 5270 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/891/04891810.pdf [firstpage_image] =>[orig_patent_app_number] => 114109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2496215 [patent_doc_number] => 04821268 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-11 [patent_title] => 'Soft decision Reed-Solomon decoder' [patent_app_type] => 1 [patent_app_number] => 7/113579 [patent_app_country] => US [patent_app_date] => 1987-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5084 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/821/04821268.pdf [firstpage_image] =>[orig_patent_app_number] => 113579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2499964 [patent_doc_number] => 04829524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-09 [patent_title] => 'Data communication apparatus' [patent_app_type] => 1 [patent_app_number] => 7/110542 [patent_app_country] => US [patent_app_date] => 1987-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 53 [patent_no_of_words] => 24416 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/829/04829524.pdf [firstpage_image] =>[orig_patent_app_number] => 110542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2528827 [patent_doc_number] => 04864571 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Information recording/reproducing apparatus with prioritized read out' [patent_app_type] => 1 [patent_app_number] => 7/098829 [patent_app_country] => US [patent_app_date] => 1987-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 3049 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864571.pdf [firstpage_image] =>[orig_patent_app_number] => 098829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2539337 [patent_doc_number] => 04862458 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-29 [patent_title] => 'Multiplexed built in test equipment' [patent_app_type] => 1 [patent_app_number] => 7/097976 [patent_app_country] => US [patent_app_date] => 1987-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4237 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 401 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/862/04862458.pdf [firstpage_image] =>[orig_patent_app_number] => 097976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2528869 [patent_doc_number] => 04864573 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Apparatus for reproducing a pcm modulated signal, comprising a muting circuit' [patent_app_type] => 1 [patent_app_number] => 7/093452 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 8743 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 361 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864573.pdf [firstpage_image] =>[orig_patent_app_number] => 093452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2640167 [patent_doc_number] => 04916704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-10 [patent_title] => 'Interface of non-fault tolerant components to fault tolerant system' [patent_app_type] => 1 [patent_app_number] => 7/093539 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 65 [patent_no_of_words] => 20039 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/916/04916704.pdf [firstpage_image] =>[orig_patent_app_number] => 093539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2539463 [patent_doc_number] => 04862465 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-29 [patent_title] => 'Dual-rail processors with error checking on I/O reads' [patent_app_type] => 1 [patent_app_number] => 7/093495 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 56 [patent_no_of_words] => 20309 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/862/04862465.pdf [firstpage_image] =>[orig_patent_app_number] => 093495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2573439 [patent_doc_number] => 04849979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-18 [patent_title] => 'Fault tolerant computer architecture' [patent_app_type] => 1 [patent_app_number] => 7/093429 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 7745 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/849/04849979.pdf [firstpage_image] =>[orig_patent_app_number] => 093429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2575328 [patent_doc_number] => 04858234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-15 [patent_title] => 'Method and apparatus for error recovery in a multibus computer system' [patent_app_type] => 1 [patent_app_number] => 7/093476 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 15185 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/858/04858234.pdf [firstpage_image] =>[orig_patent_app_number] => 093476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2568733 [patent_doc_number] => 04853928 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Automatic test generator for logic devices' [patent_app_type] => 1 [patent_app_number] => 7/090869 [patent_app_country] => US [patent_app_date] => 1987-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8010 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853928.pdf [firstpage_image] =>[orig_patent_app_number] => 090869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2525364 [patent_doc_number] => 04852096 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-25 [patent_title] => 'CN.sup.2 test pattern generator' [patent_app_type] => 1 [patent_app_number] => 7/085108 [patent_app_country] => US [patent_app_date] => 1987-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3970 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/852/04852096.pdf [firstpage_image] =>[orig_patent_app_number] => 085108 [rel_patent_id] =>[rel_patent_doc_number] =>)