
Robert W. Hodge
Supervisory Patent Examiner (ID: 10805, Phone: (571)272-2097 , Office: P/3655 )
| Most Active Art Unit | 1795 |
| Art Unit(s) | 3655, 1795, 4121, 1746, 1745, 1729, 3649, 3645 |
| Total Applications | 436 |
| Issued Applications | 181 |
| Pending Applications | 28 |
| Abandoned Applications | 231 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15969521
[patent_doc_number] => 20200168512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => FABRICATION OF A PAIR OF VERTICAL FIN FIELD EFFECT TRANSISTORS HAVING A MERGED TOP SOURCE/DRAIN
[patent_app_type] => utility
[patent_app_number] => 16/779182
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779182
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779182 | Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain | Jan 30, 2020 | Issued |
Array
(
[id] => 16738938
[patent_doc_number] => 10964602
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain
[patent_app_type] => utility
[patent_app_number] => 16/779048
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 12163
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779048
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779048 | Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain | Jan 30, 2020 | Issued |
Array
(
[id] => 16601651
[patent_doc_number] => 20210028182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/775186
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11634
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16775186
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/775186 | Semiconductor device including contact structure and method of manufacturing semiconductor device | Jan 27, 2020 | Issued |
Array
(
[id] => 17540273
[patent_doc_number] => 11305378
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Wafer alignment with restricted visual access
[patent_app_type] => utility
[patent_app_number] => 16/773759
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 9132
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16773759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/773759 | Wafer alignment with restricted visual access | Jan 26, 2020 | Issued |
Array
(
[id] => 17303371
[patent_doc_number] => 20210399210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-23
[patent_title] => SPIN ELEMENT AND RESERVOIR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/959690
[patent_app_country] => US
[patent_app_date] => 2020-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16959690
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/959690 | Spin element and reservoir element including high resistance layer | Jan 23, 2020 | Issued |
Array
(
[id] => 17493573
[patent_doc_number] => 11282890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Shallow trench isolation (STI) structure for suppressing dark current and method of forming
[patent_app_type] => utility
[patent_app_number] => 16/748604
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5117
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16748604
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/748604 | Shallow trench isolation (STI) structure for suppressing dark current and method of forming | Jan 20, 2020 | Issued |
Array
(
[id] => 16966410
[patent_doc_number] => 20210217909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => PHOTODIODE, METHOD FOR PREPARING THE SAME, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/958120
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16958120
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/958120 | Photodiode, method for preparing the same, and electronic device | Jan 16, 2020 | Issued |
Array
(
[id] => 16668468
[patent_doc_number] => 10937726
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-02
[patent_title] => Package structure with embedded core
[patent_app_type] => utility
[patent_app_number] => 16/746681
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 49
[patent_no_of_words] => 13647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16746681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/746681 | Package structure with embedded core | Jan 16, 2020 | Issued |
Array
(
[id] => 16936380
[patent_doc_number] => 20210202269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SEMICONDUCTOR PACKAGE WITH FLIP CHIP SOLDER JOINT CAPSULES
[patent_app_type] => utility
[patent_app_number] => 16/732293
[patent_app_country] => US
[patent_app_date] => 2019-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5820
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732293
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732293 | Semiconductor package with flip chip solder joint capsules | Dec 30, 2019 | Issued |
Array
(
[id] => 16888939
[patent_doc_number] => 20210175136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => Heterogenous Integration for RF, Microwave and MM Wave Systems in Photoactive Glass Substrates
[patent_app_type] => utility
[patent_app_number] => 17/263805
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6874
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17263805
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/263805 | Heterogenous integration for RF, microwave and MM wave systems in photoactive glass substrates | Dec 25, 2019 | Issued |
Array
(
[id] => 16692136
[patent_doc_number] => 20210074615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => CHIP ON FILM AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/959359
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3491
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16959359
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/959359 | Chip on film and display device | Dec 12, 2019 | Issued |
Array
(
[id] => 17848139
[patent_doc_number] => 11437526
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Electronic devices having a sensor and a translucent mold compound and methods of manufacturing electronic devices
[patent_app_type] => utility
[patent_app_number] => 16/707114
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16707114
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/707114 | Electronic devices having a sensor and a translucent mold compound and methods of manufacturing electronic devices | Dec 8, 2019 | Issued |
Array
(
[id] => 16021325
[patent_doc_number] => 20200185506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => NITRIDE SEMICONDUCTOR TRANSISTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/705587
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9101
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705587
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705587 | Normally-off nitride semiconductor transistor device | Dec 5, 2019 | Issued |
Array
(
[id] => 17353001
[patent_doc_number] => 11227645
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Spin-torque transfer switchable magnetic tunnel junction unit and a memory device
[patent_app_type] => utility
[patent_app_number] => 16/705937
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8561
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705937
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705937 | Spin-torque transfer switchable magnetic tunnel junction unit and a memory device | Dec 5, 2019 | Issued |
Array
(
[id] => 18464413
[patent_doc_number] => 11688709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Integrated device packages with passive device assemblies
[patent_app_type] => utility
[patent_app_number] => 16/705123
[patent_app_country] => US
[patent_app_date] => 2019-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4380
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705123
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705123 | Integrated device packages with passive device assemblies | Dec 4, 2019 | Issued |
Array
(
[id] => 17765208
[patent_doc_number] => 20220238822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY PANEL AND METHOD FOR FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 16/648638
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16648638
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/648638 | ORGANIC LIGHT EMITTING DIODE DISPLAY PANEL AND METHOD FOR FABRICATING SAME | Dec 2, 2019 | Abandoned |
Array
(
[id] => 15688577
[patent_doc_number] => 20200098952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => FULL-COLOR LED DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/699481
[patent_app_country] => US
[patent_app_date] => 2019-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16699481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/699481 | FULL-COLOR LED DISPLAY PANEL | Nov 28, 2019 | Abandoned |
Array
(
[id] => 16425111
[patent_doc_number] => 20200350309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => ARRAY SUBSTRATE, ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/956483
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16956483
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/956483 | Array substrate, electrostatic discharge protection circuit and display apparatus | Nov 20, 2019 | Issued |
Array
(
[id] => 17381229
[patent_doc_number] => 11239262
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Array substrate combining sensing material with thin film transistor, method of fabricating same, and display panel including same
[patent_app_type] => utility
[patent_app_number] => 16/630916
[patent_app_country] => US
[patent_app_date] => 2019-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4367
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16630916
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/630916 | Array substrate combining sensing material with thin film transistor, method of fabricating same, and display panel including same | Nov 5, 2019 | Issued |
Array
(
[id] => 16812298
[patent_doc_number] => 20210134853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => METHOD FOR MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/675189
[patent_app_country] => US
[patent_app_date] => 2019-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5082
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16675189
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/675189 | METHOD FOR MANUFACTURING DISPLAY DEVICE | Nov 4, 2019 | Abandoned |