
Robert W. Hodge
Supervisory Patent Examiner (ID: 10805, Phone: (571)272-2097 , Office: P/3655 )
| Most Active Art Unit | 1795 |
| Art Unit(s) | 3655, 1795, 4121, 1746, 1745, 1729, 3649, 3645 |
| Total Applications | 436 |
| Issued Applications | 181 |
| Pending Applications | 28 |
| Abandoned Applications | 231 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15217823
[patent_doc_number] => 20190371598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => Fabrication of Group III-Nitride Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/294500
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294500
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294500 | Fabrication of group III-nitride semiconductor devices | Mar 5, 2019 | Issued |
Array
(
[id] => 16301047
[patent_doc_number] => 20200286770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => MULTI-AXIS MOVEMENT FOR TRANSFER OF SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/294756
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294756
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294756 | Multi-axis movement for transfer of semiconductor devices | Mar 5, 2019 | Issued |
Array
(
[id] => 16881217
[patent_doc_number] => 11031374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Methods of compensating for misalignment of bonded semiconductor wafers
[patent_app_type] => utility
[patent_app_number] => 16/294782
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 44
[patent_no_of_words] => 8734
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294782
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294782 | Methods of compensating for misalignment of bonded semiconductor wafers | Mar 5, 2019 | Issued |
Array
(
[id] => 16301292
[patent_doc_number] => 20200287015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => SELF-ALIGNED GATE ENDCAP (SAGE) ARCHITECTURE HAVING GATE OR CONTACT PLUGS
[patent_app_type] => utility
[patent_app_number] => 16/294307
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13039
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294307
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294307 | Self-aligned gate endcap (SAGE) architecture having gate or contact plugs | Mar 5, 2019 | Issued |
Array
(
[id] => 16264646
[patent_doc_number] => 10756093
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-25
[patent_title] => Methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 16/294792
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 6244
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294792
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294792 | Methods of forming integrated assemblies | Mar 5, 2019 | Issued |
Array
(
[id] => 16759753
[patent_doc_number] => 10978310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Method of manufacturing semiconductor device and non-transitory computer-readable recording medium capable of adjusting substrate temperature
[patent_app_type] => utility
[patent_app_number] => 16/294479
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 11589
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294479
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294479 | Method of manufacturing semiconductor device and non-transitory computer-readable recording medium capable of adjusting substrate temperature | Mar 5, 2019 | Issued |
Array
(
[id] => 16256908
[patent_doc_number] => 20200266283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => PROCESS OF MAKING A SHORT-CIRCUITED DIODE THAT PREVENTS ELECTROCUTION
[patent_app_type] => utility
[patent_app_number] => 16/281082
[patent_app_country] => US
[patent_app_date] => 2019-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16281082
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/281082 | Process of making a short-circuited diode that prevents electrocution | Feb 19, 2019 | Issued |
Array
(
[id] => 15673143
[patent_doc_number] => 10600813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Display device fabricated with fewer masks and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/279725
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 5887
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279725
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279725 | Display device fabricated with fewer masks and method of manufacturing the same | Feb 18, 2019 | Issued |
Array
(
[id] => 14875823
[patent_doc_number] => 20190288153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => PHOTOELECTRIC SENSOR
[patent_app_type] => utility
[patent_app_number] => 16/276624
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276624
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276624 | PHOTOELECTRIC SENSOR | Feb 14, 2019 | Abandoned |
Array
(
[id] => 14938479
[patent_doc_number] => 20190304878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => ELECTRONIC DEVICE, SUBSTRATE, AND ELECTRONIC COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/276681
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276681 | ELECTRONIC DEVICE, SUBSTRATE, AND ELECTRONIC COMPONENT | Feb 14, 2019 | Abandoned |
Array
(
[id] => 16256685
[patent_doc_number] => 20200266060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => GATE-ALL-AROUND FIELD-EFFECT TRANSISTOR DEVICES HAVING SOURCE/DRAIN EXTENSION CONTACTS TO CHANNEL LAYERS FOR REDUCED PARASITIC RESISTANCE
[patent_app_type] => utility
[patent_app_number] => 16/276738
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11039
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276738 | Gate-all-around field-effect transistor devices having source/drain extension contacts to channel layers for reduced parasitic resistance | Feb 14, 2019 | Issued |
Array
(
[id] => 16256786
[patent_doc_number] => 20200266161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => DETACHABLE BONDING STRUCTURE AND METHOD OF FORMING THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/276637
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2869
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276637
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276637 | DETACHABLE BONDING STRUCTURE AND METHOD OF FORMING THEREOF | Feb 14, 2019 | Abandoned |
Array
(
[id] => 15626037
[patent_doc_number] => 20200083423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => ELECTRONIC CIRCUIT AND CALCULATING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/276650
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276650 | Electronic circuit and calculating device | Feb 14, 2019 | Issued |
Array
(
[id] => 18447088
[patent_doc_number] => 11682664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Standard cell architecture with power tracks completely inside a cell
[patent_app_type] => utility
[patent_app_number] => 16/263093
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 9984
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263093
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263093 | Standard cell architecture with power tracks completely inside a cell | Jan 30, 2019 | Issued |
Array
(
[id] => 15641681
[patent_doc_number] => 10593853
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-17
[patent_title] => Method for binding micro device on substrate
[patent_app_type] => utility
[patent_app_number] => 16/261598
[patent_app_country] => US
[patent_app_date] => 2019-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3028
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16261598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/261598 | Method for binding micro device on substrate | Jan 29, 2019 | Issued |
Array
(
[id] => 16180300
[patent_doc_number] => 20200227269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => METHOD OF FORMING DIELECTRIC LAYER BY ORGANIC DIELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 16/261578
[patent_app_country] => US
[patent_app_date] => 2019-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16261578
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/261578 | Method of forming stacked structure of memory | Jan 29, 2019 | Issued |
Array
(
[id] => 16210395
[patent_doc_number] => 20200243385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => MULTI-ETCHING PROCESS FOR FORMING VIA OPENING IN SEMICONDUCTOR DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/260536
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7576
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260536
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260536 | Multi-etching process for forming via opening in semiconductor device structure | Jan 28, 2019 | Issued |
Array
(
[id] => 16210745
[patent_doc_number] => 20200243735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => MICROLED DISPLAY AND A METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/260778
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260778
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260778 | MICROLED DISPLAY AND A METHOD OF FORMING THE SAME | Jan 28, 2019 | Abandoned |
Array
(
[id] => 14588261
[patent_doc_number] => 20190221739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SWITCHING DEVICE, METHOD OF FABRICATING THE SAME, AND NON-VOLATILE MEMORY DEVICE HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/252462
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16252462
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/252462 | Switching device, method of fabricating the same, and non-volatile memory device having the same | Jan 17, 2019 | Issued |
Array
(
[id] => 14588195
[patent_doc_number] => 20190221706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => Epitaxial Conversion Element, Method for Producing an Epitaxial Conversion Element, Radiation Emitting RGB Unit and Method for Producing a Radiation Emitting RGB Unit
[patent_app_type] => utility
[patent_app_number] => 16/252323
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16252323
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/252323 | Epitaxial conversion element, method for producing an epitaxial conversion element, radiation emitting RGB unit and method for producing a radiation emitting RGB unit | Jan 17, 2019 | Issued |