
Robert Wayne Horn
Examiner (ID: 7557, Phone: (571)272-8591 , Office: P/2837 )
| Most Active Art Unit | 2837 |
| Art Unit(s) | 2832, 2837 |
| Total Applications | 1919 |
| Issued Applications | 1653 |
| Pending Applications | 29 |
| Abandoned Applications | 267 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19161196
[patent_doc_number] => 20240153903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => FLIP CHIP PACKAGE ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 18/414125
[patent_app_country] => US
[patent_app_date] => 2024-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414125
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414125 | FLIP CHIP PACKAGE ASSEMBLY | Jan 15, 2024 | Pending |
Array
(
[id] => 19146380
[patent_doc_number] => 20240145410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => MOISTURE HERMETIC GUARD RING FOR SEMICONDUCTOR ON INSULATOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/404708
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18404708
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/404708 | Moisture hermetic guard ring for semiconductor on insulator devices | Jan 3, 2024 | Issued |
Array
(
[id] => 19468156
[patent_doc_number] => 20240321826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/402883
[patent_app_country] => US
[patent_app_date] => 2024-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10701
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18402883
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/402883 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Jan 2, 2024 | Pending |
Array
(
[id] => 19470610
[patent_doc_number] => 20240324280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHOD OF MANUFACTURING DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/401790
[patent_app_country] => US
[patent_app_date] => 2024-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18401790
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/401790 | METHOD OF MANUFACTURING DISPLAY APPARATUS | Jan 1, 2024 | Pending |
Array
(
[id] => 20036273
[patent_doc_number] => 20250174495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => SEMICONDUCTOR STRUCTURE WITH BURIED POWER RAILS AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/399064
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1114
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18399064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/399064 | SEMICONDUCTOR STRUCTURE WITH BURIED POWER RAILS AND METHOD OF FABRICATING THE SAME | Dec 27, 2023 | Pending |
Array
(
[id] => 20089004
[patent_doc_number] => 20250218940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATING A SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/396713
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18396713
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/396713 | SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATING A SEMICONDUCTOR STRUCTURE | Dec 26, 2023 | Pending |
Array
(
[id] => 19131085
[patent_doc_number] => 20240136438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => INNER SPACERS FOR GATE-ALL-AROUND SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/395058
[patent_app_country] => US
[patent_app_date] => 2023-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9680
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18395058
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/395058 | Inner spacers for gate-all-around semiconductor devices | Dec 21, 2023 | Issued |
Array
(
[id] => 19305971
[patent_doc_number] => 20240234551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/539355
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12806
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18539355
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/539355 | SEMICONDUCTOR DEVICE | Dec 13, 2023 | Pending |
Array
(
[id] => 19086319
[patent_doc_number] => 20240113120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => COMPLEMENTARY TRANSISTOR AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/540524
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18540524
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/540524 | COMPLEMENTARY TRANSISTOR AND SEMICONDUCTOR DEVICE | Dec 13, 2023 | Pending |
Array
(
[id] => 19500402
[patent_doc_number] => 20240339420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/537960
[patent_app_country] => US
[patent_app_date] => 2023-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18537960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/537960 | SEMICONDUCTOR PACKAGE | Dec 12, 2023 | Pending |
Array
(
[id] => 19082356
[patent_doc_number] => 20240109157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => SOLDER JOINT
[patent_app_type] => utility
[patent_app_number] => 18/535342
[patent_app_country] => US
[patent_app_date] => 2023-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13423
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18535342
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/535342 | Solder joint | Dec 10, 2023 | Issued |
Array
(
[id] => 19345184
[patent_doc_number] => 20240254147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => ORGANIC ELECTROLUMINESCENT MATERIALS AND DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/533194
[patent_app_country] => US
[patent_app_date] => 2023-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18533194
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/533194 | ORGANIC ELECTROLUMINESCENT MATERIALS AND DEVICES | Dec 7, 2023 | Pending |
Array
(
[id] => 19664048
[patent_doc_number] => 20240431113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/529241
[patent_app_country] => US
[patent_app_date] => 2023-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24794
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18529241
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/529241 | SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME | Dec 4, 2023 | Pending |
Array
(
[id] => 19269648
[patent_doc_number] => 20240213352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => GRAPHENE DEVICE AND METHOD OF FABRICATING A GRAPHENE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/525128
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18525128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/525128 | GRAPHENE DEVICE AND METHOD OF FABRICATING A GRAPHENE DEVICE | Nov 29, 2023 | Pending |
Array
(
[id] => 20047046
[patent_doc_number] => 20250185268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/524644
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18524644
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/524644 | SEMICONDUCTOR DEVICES AND METHODS OF FABRICATION THEREOF | Nov 29, 2023 | Pending |
Array
(
[id] => 19758153
[patent_doc_number] => 20250046718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SEMICONDUCTOR DEVICES WITH BACKSIDE GATE CONTACTS AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/524661
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18524661
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/524661 | SEMICONDUCTOR DEVICES WITH BACKSIDE GATE CONTACTS AND METHODS OF FABRICATION THEREOF | Nov 29, 2023 | Pending |
Array
(
[id] => 19206311
[patent_doc_number] => 20240178210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => THREE LAYER SYSTEM IN PACKAGE AND A METHOD OF ENABLING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/525356
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18525356
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/525356 | THREE LAYER SYSTEM IN PACKAGE AND A METHOD OF ENABLING THEREOF | Nov 29, 2023 | Pending |
Array
(
[id] => 19966644
[patent_doc_number] => 12336181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Three-dimensional memory device having source-select-gate cut structures and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/518798
[patent_app_country] => US
[patent_app_date] => 2023-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 16404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518798
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/518798 | Three-dimensional memory device having source-select-gate cut structures and methods for forming the same | Nov 23, 2023 | Issued |
Array
(
[id] => 19038265
[patent_doc_number] => 20240088080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => ELECTROPLATED INDIUM BUMP STACKS FOR CRYOGENIC ELECTRONICS
[patent_app_type] => utility
[patent_app_number] => 18/514466
[patent_app_country] => US
[patent_app_date] => 2023-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18514466
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/514466 | Electroplated indium bump stacks for cryogenic electronics | Nov 19, 2023 | Issued |
Array
(
[id] => 19255263
[patent_doc_number] => 20240206260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/512896
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512896
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512896 | DISPLAY DEVICE | Nov 16, 2023 | Pending |