
Roberta D. Prendergast
Examiner (ID: 3669, Phone: (571)272-7647 , Office: P/2611 )
| Most Active Art Unit | 2628 |
| Art Unit(s) | 2614, 2611, 2679, 2628, 2671 |
| Total Applications | 255 |
| Issued Applications | 133 |
| Pending Applications | 10 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8147952
[patent_doc_number] => 08164968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-24
[patent_title] => 'Voltage down converter for high speed memory'
[patent_app_type] => utility
[patent_app_number] => 12/505069
[patent_app_country] => US
[patent_app_date] => 2009-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4446
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/164/08164968.pdf
[firstpage_image] =>[orig_patent_app_number] => 12505069
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/505069 | Voltage down converter for high speed memory | Jul 16, 2009 | Issued |
Array
(
[id] => 5991817
[patent_doc_number] => 20110013470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'Structure and Method for Screening SRAMS'
[patent_app_type] => utility
[patent_app_number] => 12/502879
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20110013470.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502879
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502879 | Structure and method for screening SRAMS | Jul 13, 2009 | Issued |
Array
(
[id] => 66494
[patent_doc_number] => 07760584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Semiconductor memory device, semiconductor device, and data write method'
[patent_app_type] => utility
[patent_app_number] => 12/499136
[patent_app_country] => US
[patent_app_date] => 2009-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 10600
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/760/07760584.pdf
[firstpage_image] =>[orig_patent_app_number] => 12499136
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/499136 | Semiconductor memory device, semiconductor device, and data write method | Jul 7, 2009 | Issued |
Array
(
[id] => 6133085
[patent_doc_number] => 20110007556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-13
[patent_title] => 'SRAM Architecture'
[patent_app_type] => utility
[patent_app_number] => 12/499135
[patent_app_country] => US
[patent_app_date] => 2009-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3813
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20110007556.pdf
[firstpage_image] =>[orig_patent_app_number] => 12499135
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/499135 | SRAM architecture | Jul 7, 2009 | Issued |
Array
(
[id] => 8204654
[patent_doc_number] => 08189419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Apparatus for nonvolatile multi-programmable electronic fuse system'
[patent_app_type] => utility
[patent_app_number] => 12/498175
[patent_app_country] => US
[patent_app_date] => 2009-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 6377
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/189/08189419.pdf
[firstpage_image] =>[orig_patent_app_number] => 12498175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/498175 | Apparatus for nonvolatile multi-programmable electronic fuse system | Jul 5, 2009 | Issued |
Array
(
[id] => 6517714
[patent_doc_number] => 20100014350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'NAND FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/497153
[patent_app_country] => US
[patent_app_date] => 2009-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5882
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20100014350.pdf
[firstpage_image] =>[orig_patent_app_number] => 12497153
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/497153 | NAND flash memory | Jul 1, 2009 | Issued |
Array
(
[id] => 5494552
[patent_doc_number] => 20090262580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-22
[patent_title] => 'FLASH MEMORY DEVICE ADAPTED TO PREVENT READ FAILURES DUE TO DUMMY STRINGS'
[patent_app_type] => utility
[patent_app_number] => 12/495971
[patent_app_country] => US
[patent_app_date] => 2009-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3918
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20090262580.pdf
[firstpage_image] =>[orig_patent_app_number] => 12495971
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/495971 | Flash memory device adapted to prevent read failures due to dummy strings | Jun 30, 2009 | Issued |
Array
(
[id] => 4587553
[patent_doc_number] => 07835182
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-16
[patent_title] => 'Non-volatile semiconductor memory device and method of writing data in non-volatile semiconductor memory devices'
[patent_app_type] => utility
[patent_app_number] => 12/493744
[patent_app_country] => US
[patent_app_date] => 2009-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 7838
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/835/07835182.pdf
[firstpage_image] =>[orig_patent_app_number] => 12493744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/493744 | Non-volatile semiconductor memory device and method of writing data in non-volatile semiconductor memory devices | Jun 28, 2009 | Issued |
Array
(
[id] => 6571508
[patent_doc_number] => 20100290306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'CIRCUIT AND METHOD FOR SHIFTING ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 12/493835
[patent_app_country] => US
[patent_app_date] => 2009-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2662
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20100290306.pdf
[firstpage_image] =>[orig_patent_app_number] => 12493835
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/493835 | Circuit and method for shifting address | Jun 28, 2009 | Issued |
Array
(
[id] => 5463237
[patent_doc_number] => 20090323437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'Method and Apparatus for Data Inversion in Memory Device'
[patent_app_type] => utility
[patent_app_number] => 12/492864
[patent_app_country] => US
[patent_app_date] => 2009-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2847
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0323/20090323437.pdf
[firstpage_image] =>[orig_patent_app_number] => 12492864
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/492864 | Method and apparatus for data inversion in memory device | Jun 25, 2009 | Issued |
Array
(
[id] => 5556960
[patent_doc_number] => 20090268537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 12/457962
[patent_app_country] => US
[patent_app_date] => 2009-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 14105
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20090268537.pdf
[firstpage_image] =>[orig_patent_app_number] => 12457962
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/457962 | Semiconductor memory device | Jun 25, 2009 | Issued |
Array
(
[id] => 8154838
[patent_doc_number] => 08169845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-01
[patent_title] => 'Apparatus and methods for sense amplifiers'
[patent_app_type] => utility
[patent_app_number] => 12/492027
[patent_app_country] => US
[patent_app_date] => 2009-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5379
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/169/08169845.pdf
[firstpage_image] =>[orig_patent_app_number] => 12492027
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/492027 | Apparatus and methods for sense amplifiers | Jun 24, 2009 | Issued |
Array
(
[id] => 6337467
[patent_doc_number] => 20100329007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'Pointer Based Column Selection Techniques in Non-Volatile Memories'
[patent_app_type] => utility
[patent_app_number] => 12/490655
[patent_app_country] => US
[patent_app_date] => 2009-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11263
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0329/20100329007.pdf
[firstpage_image] =>[orig_patent_app_number] => 12490655
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/490655 | Pointer based column selection techniques in non-volatile memories | Jun 23, 2009 | Issued |
Array
(
[id] => 4515166
[patent_doc_number] => 07916533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'Forecasting program disturb in memory by detecting natural threshold voltage distribution'
[patent_app_type] => utility
[patent_app_number] => 12/490557
[patent_app_country] => US
[patent_app_date] => 2009-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 14572
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/916/07916533.pdf
[firstpage_image] =>[orig_patent_app_number] => 12490557
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/490557 | Forecasting program disturb in memory by detecting natural threshold voltage distribution | Jun 23, 2009 | Issued |
Array
(
[id] => 5396402
[patent_doc_number] => 20090316465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'EFFICIENT WORD LINES, BIT LINE AND PRECHARGE TRACKING IN SELF-TIMED MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/488631
[patent_app_country] => US
[patent_app_date] => 2009-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9622
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0316/20090316465.pdf
[firstpage_image] =>[orig_patent_app_number] => 12488631
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/488631 | Efficient word lines, bit line and precharge tracking in self-timed memory device | Jun 21, 2009 | Issued |
Array
(
[id] => 6249757
[patent_doc_number] => 20100027366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-04
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/488867
[patent_app_country] => US
[patent_app_date] => 2009-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7273
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20100027366.pdf
[firstpage_image] =>[orig_patent_app_number] => 12488867
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/488867 | Semiconductor memory device | Jun 21, 2009 | Issued |
Array
(
[id] => 6587845
[patent_doc_number] => 20100321977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'PROGRAMMING REVERSIBLE RESISTANCE SWITCHING ELEMENTS'
[patent_app_type] => utility
[patent_app_number] => 12/488159
[patent_app_country] => US
[patent_app_date] => 2009-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 15571
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20100321977.pdf
[firstpage_image] =>[orig_patent_app_number] => 12488159
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/488159 | Programming reversible resistance switching elements | Jun 18, 2009 | Issued |
Array
(
[id] => 6218957
[patent_doc_number] => 20100054052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/488017
[patent_app_country] => US
[patent_app_date] => 2009-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8649
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20100054052.pdf
[firstpage_image] =>[orig_patent_app_number] => 12488017
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/488017 | Semiconductor memory | Jun 18, 2009 | Issued |
Array
(
[id] => 6474513
[patent_doc_number] => 20100008121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'METHOD FOR DRIVING FERROELECTRIC MEMORY DEVICE, FERROELECTRIC MEMORY DEVICE, AND ELECTRONIC EQUIPMENT'
[patent_app_type] => utility
[patent_app_number] => 12/486947
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5039
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20100008121.pdf
[firstpage_image] =>[orig_patent_app_number] => 12486947
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/486947 | Method for driving ferroelectric memory device, ferroelectric memory device, and electronic equipment | Jun 17, 2009 | Issued |
Array
(
[id] => 8216694
[patent_doc_number] => 08194463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'Flash memory device and programming method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/485983
[patent_app_country] => US
[patent_app_date] => 2009-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6268
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/194/08194463.pdf
[firstpage_image] =>[orig_patent_app_number] => 12485983
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/485983 | Flash memory device and programming method thereof | Jun 16, 2009 | Issued |