
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17599421
[patent_doc_number] => 20220148995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH BOTTLE-SHAPED THROUGH SILICON VIA AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/093974
[patent_app_country] => US
[patent_app_date] => 2020-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8430
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17093974
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/093974 | Semiconductor device structure with bottle-shaped through silicon via and method for forming the same | Nov 9, 2020 | Issued |
Array
(
[id] => 17448341
[patent_doc_number] => 20220068846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => VERTICAL POWER PLANE MODULE FOR SEMICONDUCTOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/087667
[patent_app_country] => US
[patent_app_date] => 2020-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17087667
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/087667 | Vertical power plane module for semiconductor packages | Nov 2, 2020 | Issued |
Array
(
[id] => 16763602
[patent_doc_number] => 20210109183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => INTERFERENCE LEVEL MAP OF RADIO FREQUENCY SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/076885
[patent_app_country] => US
[patent_app_date] => 2020-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4107
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17076885
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/076885 | Interference level map of radio frequency signals | Oct 21, 2020 | Issued |
Array
(
[id] => 17247109
[patent_doc_number] => 20210366854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => Chiplets 3D SoIC System Integration and Fabrication Methods
[patent_app_type] => utility
[patent_app_number] => 17/077618
[patent_app_country] => US
[patent_app_date] => 2020-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17077618
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/077618 | Chiplets 3D SoIC system integration and fabrication methods | Oct 21, 2020 | Issued |
Array
(
[id] => 17477629
[patent_doc_number] => 20220085133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => Display Substrate and Manufacturing Method thereof, and Display Device
[patent_app_type] => utility
[patent_app_number] => 17/416523
[patent_app_country] => US
[patent_app_date] => 2020-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11671
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 367
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17416523
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/416523 | Display baseplate and manufacturing method thereof, and display device | Oct 19, 2020 | Issued |
Array
(
[id] => 17247111
[patent_doc_number] => 20210366856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING STACKED SUBSTRATE AND METHOD OF FABRICATING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/073009
[patent_app_country] => US
[patent_app_date] => 2020-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073009
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073009 | Semiconductor device including stacked substrate and method of fabricating the semiconductor device | Oct 15, 2020 | Issued |
Array
(
[id] => 17917816
[patent_doc_number] => 20220320212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => DISPLAY SUBSTRATE, DISPLAY PANEL, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/310405
[patent_app_country] => US
[patent_app_date] => 2020-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17310405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/310405 | Display substrate, display panel, and display device | Sep 29, 2020 | Issued |
Array
(
[id] => 17408304
[patent_doc_number] => 11249183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Motion extended array synthesis for use in high resolution imaging applications
[patent_app_type] => utility
[patent_app_number] => 17/039602
[patent_app_country] => US
[patent_app_date] => 2020-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 46
[patent_no_of_words] => 16867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17039602
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/039602 | Motion extended array synthesis for use in high resolution imaging applications | Sep 29, 2020 | Issued |
Array
(
[id] => 17772443
[patent_doc_number] => 11404395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Semiconductor package including underfill material layer and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/036508
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 14073
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17036508
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/036508 | Semiconductor package including underfill material layer and method of forming the same | Sep 28, 2020 | Issued |
Array
(
[id] => 17196055
[patent_doc_number] => 11164822
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-02
[patent_title] => Structure of semiconductor device and method for bonding two substrates
[patent_app_type] => utility
[patent_app_number] => 17/035385
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5029
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035385
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035385 | Structure of semiconductor device and method for bonding two substrates | Sep 27, 2020 | Issued |
Array
(
[id] => 17500730
[patent_doc_number] => 11289440
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-29
[patent_title] => Combination-bonded die pair packaging and associated systems and methods
[patent_app_type] => utility
[patent_app_number] => 17/035579
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2949
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035579 | Combination-bonded die pair packaging and associated systems and methods | Sep 27, 2020 | Issued |
Array
(
[id] => 17758121
[patent_doc_number] => 11398420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Semiconductor package having core member and redistribution substrate
[patent_app_type] => utility
[patent_app_number] => 17/031141
[patent_app_country] => US
[patent_app_date] => 2020-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 25
[patent_no_of_words] => 6590
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17031141
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/031141 | Semiconductor package having core member and redistribution substrate | Sep 23, 2020 | Issued |
Array
(
[id] => 16765560
[patent_doc_number] => 20210111142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/028365
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/028365 | Display device incorporating self-assembled monolayer and method of manufacturing the same | Sep 21, 2020 | Issued |
Array
(
[id] => 16911684
[patent_doc_number] => 11043736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Dynamic interference reduction for antenna beam tracking systems
[patent_app_type] => utility
[patent_app_number] => 17/024763
[patent_app_country] => US
[patent_app_date] => 2020-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6990
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024763
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024763 | Dynamic interference reduction for antenna beam tracking systems | Sep 17, 2020 | Issued |
Array
(
[id] => 16752485
[patent_doc_number] => 20210104497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/024828
[patent_app_country] => US
[patent_app_date] => 2020-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024828
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024828 | Semiconductor apparatus including penetration electrodes connecting laminated semiconductor chips | Sep 17, 2020 | Issued |
Array
(
[id] => 16889118
[patent_doc_number] => 20210175315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/024617
[patent_app_country] => US
[patent_app_date] => 2020-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024617 | Organic light emitting diode display device and method of manufacturing the same | Sep 16, 2020 | Issued |
Array
(
[id] => 17477465
[patent_doc_number] => 20220084969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => WAFER SCALE SUPERCOMPUTER
[patent_app_type] => utility
[patent_app_number] => 17/023297
[patent_app_country] => US
[patent_app_date] => 2020-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5627
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17023297
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/023297 | Wafer scale supercomputer | Sep 15, 2020 | Issued |
Array
(
[id] => 16540531
[patent_doc_number] => 20200406944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => SYSTEM TO DETERMINE CLEARANCE OF AN OBSTACLE FOR A VEHICLE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/019859
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019859 | System to determine clearance of an obstacle for a vehicle system | Sep 13, 2020 | Issued |
Array
(
[id] => 17700232
[patent_doc_number] => 11373966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Embedded thin-film magnetic inductor design for integrated voltage regulator (IVR) applications
[patent_app_type] => utility
[patent_app_number] => 17/010589
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 8822
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010589 | Embedded thin-film magnetic inductor design for integrated voltage regulator (IVR) applications | Sep 1, 2020 | Issued |
Array
(
[id] => 17700232
[patent_doc_number] => 11373966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Embedded thin-film magnetic inductor design for integrated voltage regulator (IVR) applications
[patent_app_type] => utility
[patent_app_number] => 17/010589
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 8822
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010589 | Embedded thin-film magnetic inductor design for integrated voltage regulator (IVR) applications | Sep 1, 2020 | Issued |