
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12293907
[patent_doc_number] => 09934990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Method of manufacturing a cooler for semiconductor modules
[patent_app_type] => utility
[patent_app_number] => 15/420321
[patent_app_country] => US
[patent_app_date] => 2017-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4788
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15420321
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/420321 | Method of manufacturing a cooler for semiconductor modules | Jan 30, 2017 | Issued |
Array
(
[id] => 11653111
[patent_doc_number] => 20170149012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'OLED BACKPLATE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/396827
[patent_app_country] => US
[patent_app_date] => 2017-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2505
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15396827
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/396827 | OLED backplate structure | Jan 2, 2017 | Issued |
Array
(
[id] => 12214886
[patent_doc_number] => 09911701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Mark forming method and device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/394259
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 11766
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394259 | Mark forming method and device manufacturing method | Dec 28, 2016 | Issued |
Array
(
[id] => 12214886
[patent_doc_number] => 09911701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Mark forming method and device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/394259
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 11766
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394259 | Mark forming method and device manufacturing method | Dec 28, 2016 | Issued |
Array
(
[id] => 12214886
[patent_doc_number] => 09911701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Mark forming method and device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/394259
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 11766
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394259 | Mark forming method and device manufacturing method | Dec 28, 2016 | Issued |
Array
(
[id] => 16291434
[patent_doc_number] => 10768277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Radar sensor for driver assistance systems in motor vehicles
[patent_app_type] => utility
[patent_app_number] => 16/076542
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3218
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16076542
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/076542 | Radar sensor for driver assistance systems in motor vehicles | Dec 28, 2016 | Issued |
Array
(
[id] => 12214886
[patent_doc_number] => 09911701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Mark forming method and device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/394259
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 11766
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394259 | Mark forming method and device manufacturing method | Dec 28, 2016 | Issued |
Array
(
[id] => 13826439
[patent_doc_number] => 20190016704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => COMPOUND, LIGHT-EMITTING MATERIAL, AND ORGANIC LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/066718
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16066718
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/066718 | Compound, light-emitting material, and organic light-emitting device | Dec 27, 2016 | Issued |
Array
(
[id] => 15311815
[patent_doc_number] => 10520607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Beam tracking method at the time of terminal blocking and terminal including the same
[patent_app_type] => utility
[patent_app_number] => 15/381426
[patent_app_country] => US
[patent_app_date] => 2016-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3259
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15381426
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/381426 | Beam tracking method at the time of terminal blocking and terminal including the same | Dec 15, 2016 | Issued |
Array
(
[id] => 15610797
[patent_doc_number] => 10586465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => Determination of a change in atmospheric pressure based on radio frequency return signal
[patent_app_type] => utility
[patent_app_number] => 15/378325
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4653
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15378325
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/378325 | Determination of a change in atmospheric pressure based on radio frequency return signal | Dec 13, 2016 | Issued |
Array
(
[id] => 14148715
[patent_doc_number] => 10254734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Testing user interface functionality through actuation by a piezoelectric grid
[patent_app_type] => utility
[patent_app_number] => 15/357471
[patent_app_country] => US
[patent_app_date] => 2016-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15357471
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/357471 | Testing user interface functionality through actuation by a piezoelectric grid | Nov 20, 2016 | Issued |
Array
(
[id] => 11502893
[patent_doc_number] => 20170077078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'Method Of Forming 3D Integrated Circuit Package With Panel Type Lid'
[patent_app_type] => utility
[patent_app_number] => 15/358082
[patent_app_country] => US
[patent_app_date] => 2016-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5052
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15358082
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/358082 | Method of forming 3D integrated circuit package with panel type lid | Nov 20, 2016 | Issued |
Array
(
[id] => 11492463
[patent_doc_number] => 20170066648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'CMOS-MEMS INTEGRATED DEVICE WITH SELECTIVE BOND PAD PROTECTION'
[patent_app_type] => utility
[patent_app_number] => 15/356916
[patent_app_country] => US
[patent_app_date] => 2016-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15356916
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/356916 | CMOS-MEMS integrated device with selective bond pad protection | Nov 20, 2016 | Issued |
Array
(
[id] => 11495634
[patent_doc_number] => 20170069819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'Hydrogen free amorphous silicon as insulating dielectric material for superconducting quantum bits'
[patent_app_type] => utility
[patent_app_number] => 15/352639
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5622
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15352639
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/352639 | Hydrogen free amorphous silicon as insulating dielectric material for superconducting quantum bits | Nov 15, 2016 | Issued |
Array
(
[id] => 12503487
[patent_doc_number] => 09999138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Making interconnections by curving conducting elements under a microelectronic device such as a chip
[patent_app_type] => utility
[patent_app_number] => 15/351891
[patent_app_country] => US
[patent_app_date] => 2016-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 39
[patent_no_of_words] => 5501
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15351891
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/351891 | Making interconnections by curving conducting elements under a microelectronic device such as a chip | Nov 14, 2016 | Issued |
Array
(
[id] => 11631023
[patent_doc_number] => 20170141212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'METHOD FOR FABRICATING A NANOWIRE SEMICONDUCTOR TRANSISTOR HAVING AN AUTO-ALIGNED GATE AND SPACERS'
[patent_app_type] => utility
[patent_app_number] => 15/352198
[patent_app_country] => US
[patent_app_date] => 2016-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4852
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15352198
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/352198 | Method for fabricating a nanowire semiconductor transistor having an auto-aligned gate and spacers | Nov 14, 2016 | Issued |
Array
(
[id] => 11898246
[patent_doc_number] => 09768188
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 15/349907
[patent_app_country] => US
[patent_app_date] => 2016-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 10815
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15349907
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/349907 | Semiconductor memory | Nov 10, 2016 | Issued |
Array
(
[id] => 11861981
[patent_doc_number] => 09741671
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-22
[patent_title] => 'Semiconductor die with backside protection'
[patent_app_type] => utility
[patent_app_number] => 15/348728
[patent_app_country] => US
[patent_app_date] => 2016-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15348728
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/348728 | Semiconductor die with backside protection | Nov 9, 2016 | Issued |
Array
(
[id] => 11630505
[patent_doc_number] => 20170140693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'DISPLAY PANEL, DISPLAY UNIT, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/348863
[patent_app_country] => US
[patent_app_date] => 2016-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12044
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15348863
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/348863 | Display panel, display unit, and electronic apparatus | Nov 9, 2016 | Issued |
Array
(
[id] => 12953659
[patent_doc_number] => 09837364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Electronic chip
[patent_app_type] => utility
[patent_app_number] => 15/348735
[patent_app_country] => US
[patent_app_date] => 2016-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3668
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15348735
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/348735 | Electronic chip | Nov 9, 2016 | Issued |