
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11503277
[patent_doc_number] => 20170077462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'ORGANIC ELECTROLUMINESCENCE DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/341277
[patent_app_country] => US
[patent_app_date] => 2016-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 13223
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15341277
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/341277 | Organic electroluminescence device and manufacturing method thereof | Nov 1, 2016 | Issued |
Array
(
[id] => 11459918
[patent_doc_number] => 20170053823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-23
[patent_title] => 'Bond Chuck, Methods of Bonding, and Tool Including Bond Chuck'
[patent_app_type] => utility
[patent_app_number] => 15/341769
[patent_app_country] => US
[patent_app_date] => 2016-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15341769
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/341769 | Bond chuck, methods of bonding, and tool including bond chuck | Nov 1, 2016 | Issued |
Array
(
[id] => 11592984
[patent_doc_number] => 20170117396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/298958
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 12758
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298958
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298958 | Semiconductor device and manufacturing method therefor | Oct 19, 2016 | Issued |
Array
(
[id] => 11592984
[patent_doc_number] => 20170117396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/298958
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 12758
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298958
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298958 | Semiconductor device and manufacturing method therefor | Oct 19, 2016 | Issued |
Array
(
[id] => 11592984
[patent_doc_number] => 20170117396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/298958
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 12758
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298958
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298958 | Semiconductor device and manufacturing method therefor | Oct 19, 2016 | Issued |
Array
(
[id] => 11592984
[patent_doc_number] => 20170117396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/298958
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 12758
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298958
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298958 | Semiconductor device and manufacturing method therefor | Oct 19, 2016 | Issued |
Array
(
[id] => 11599941
[patent_doc_number] => 09647120
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-09
[patent_title] => 'Vertical FET symmetric and asymmetric source/drain formation'
[patent_app_type] => utility
[patent_app_number] => 15/297377
[patent_app_country] => US
[patent_app_date] => 2016-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 5636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15297377
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/297377 | Vertical FET symmetric and asymmetric source/drain formation | Oct 18, 2016 | Issued |
Array
(
[id] => 13653211
[patent_doc_number] => 09852926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Manufacturing method for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/295016
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 134
[patent_no_of_words] => 35133
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295016
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295016 | Manufacturing method for semiconductor device | Oct 16, 2016 | Issued |
Array
(
[id] => 11424845
[patent_doc_number] => 20170032991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'METHODS AND DEVICES FOR SECURING AND TRANSPORTING SINGULATED DIE IN HIGH VOLUME MANUFACTURING'
[patent_app_type] => utility
[patent_app_number] => 15/295943
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7736
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295943
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295943 | Methods and devices for securing and transporting singulated die in high volume manufacturing | Oct 16, 2016 | Issued |
Array
(
[id] => 12102065
[patent_doc_number] => 09859164
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-01-02
[patent_title] => 'Method for manufacturing fins'
[patent_app_type] => utility
[patent_app_number] => 15/294792
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4391
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15294792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/294792 | Method for manufacturing fins | Oct 16, 2016 | Issued |
Array
(
[id] => 11571724
[patent_doc_number] => 20170110368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'SELECTIVE BOTTOM-UP METAL FEATURE FILLING FOR INTERCONNECTS'
[patent_app_type] => utility
[patent_app_number] => 15/293902
[patent_app_country] => US
[patent_app_date] => 2016-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3490
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15293902
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/293902 | Selective bottom-up metal feature filling for interconnects | Oct 13, 2016 | Issued |
Array
(
[id] => 11694306
[patent_doc_number] => 20170170023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'METHOD OF FABRICATING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/291268
[patent_app_country] => US
[patent_app_date] => 2016-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11473
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15291268
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/291268 | Method of fabricating a semiconductor device | Oct 11, 2016 | Issued |
Array
(
[id] => 12019655
[patent_doc_number] => 09812365
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-07
[patent_title] => 'Methods of cutting gate structures on transistor devices'
[patent_app_type] => utility
[patent_app_number] => 15/286117
[patent_app_country] => US
[patent_app_date] => 2016-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 5188
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15286117
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/286117 | Methods of cutting gate structures on transistor devices | Oct 4, 2016 | Issued |
Array
(
[id] => 11831940
[patent_doc_number] => 09728690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-08
[patent_title] => 'Light emitting device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/281080
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 9667
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281080
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281080 | Light emitting device and method of manufacturing the same | Sep 29, 2016 | Issued |
Array
(
[id] => 12615762
[patent_doc_number] => 20180097084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING TUNGSTEN GATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/281296
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281296
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281296 | Semiconductor device including tungsten gate and manufacturing method thereof | Sep 29, 2016 | Issued |
Array
(
[id] => 13769691
[patent_doc_number] => 10177195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => Micro-LED displays
[patent_app_type] => utility
[patent_app_number] => 15/283180
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8980
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15283180
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/283180 | Micro-LED displays | Sep 29, 2016 | Issued |
Array
(
[id] => 12195561
[patent_doc_number] => 09899297
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-02-20
[patent_title] => 'Semiconductor device having a through-silicon via and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/281315
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281315 | Semiconductor device having a through-silicon via and manufacturing method thereof | Sep 29, 2016 | Issued |
Array
(
[id] => 12195777
[patent_doc_number] => 09899516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Engineered ferroelectric gate devices'
[patent_app_type] => utility
[patent_app_number] => 15/281406
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 27
[patent_no_of_words] => 8440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281406
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281406 | Engineered ferroelectric gate devices | Sep 29, 2016 | Issued |
Array
(
[id] => 11532625
[patent_doc_number] => 20170092603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'SEMICONDUCTOR CHIP AND MULTI-CHIP MODULE'
[patent_app_type] => utility
[patent_app_number] => 15/280721
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 10852
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15280721
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/280721 | Semiconductor chip with multilayer solenoid coil and multi-chip module comprising the same | Sep 28, 2016 | Issued |
Array
(
[id] => 11710630
[patent_doc_number] => 20170179129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'METHOD AND DEVICE FOR REDUCING FINFET SELF-HEATING EFFECT'
[patent_app_type] => utility
[patent_app_number] => 15/280482
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4007
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15280482
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/280482 | Method and device for reducing FinFET self-heating effect | Sep 28, 2016 | Issued |