
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11294029
[patent_doc_number] => 20160343962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'CONDUCTIVE FLEXIBLE SUBSTRATE AND MANUFACTURE THEREOF, AND OLED DISPLAY DEVICE AND MANUFACTURE METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/423694
[patent_app_country] => US
[patent_app_date] => 2015-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3453
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14423694
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/423694 | Conductive flexible substrate and manufacture thereof, and OLED display device and manufacture method thereof | Feb 7, 2015 | Issued |
Array
(
[id] => 11293896
[patent_doc_number] => 20160343828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'METHOD FOR MANUFACTURING AMOLED BACKPLANE'
[patent_app_type] => utility
[patent_app_number] => 14/424107
[patent_app_country] => US
[patent_app_date] => 2015-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3771
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14424107
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/424107 | Method for manufacturing AMOLED backplane | Feb 5, 2015 | Issued |
Array
(
[id] => 10347196
[patent_doc_number] => 20150232201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'SYSTEM FOR MONITORING THE DISPERSAL OF FLUIDS AND OPERATOR PERFORMANCE'
[patent_app_type] => utility
[patent_app_number] => 14/616280
[patent_app_country] => US
[patent_app_date] => 2015-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14616280
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/616280 | SYSTEM FOR MONITORING THE DISPERSAL OF FLUIDS AND OPERATOR PERFORMANCE | Feb 5, 2015 | |
Array
(
[id] => 11483443
[patent_doc_number] => 09589999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'LTPS TFT pixel unit and manufacture method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/433663
[patent_app_country] => US
[patent_app_date] => 2015-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3362
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14433663
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/433663 | LTPS TFT pixel unit and manufacture method thereof | Jan 27, 2015 | Issued |
Array
(
[id] => 10597523
[patent_doc_number] => 09318619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-19
[patent_title] => 'Vertical gallium nitride JFET with gate and source electrodes on regrown gate'
[patent_app_type] => utility
[patent_app_number] => 14/606822
[patent_app_country] => US
[patent_app_date] => 2015-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14606822
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/606822 | Vertical gallium nitride JFET with gate and source electrodes on regrown gate | Jan 26, 2015 | Issued |
Array
(
[id] => 11057527
[patent_doc_number] => 20160254489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'Display Panel, Manufacturing Method Thereof, and Display Device'
[patent_app_type] => utility
[patent_app_number] => 14/768251
[patent_app_country] => US
[patent_app_date] => 2015-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4728
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14768251
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/768251 | Display panel, manufacturing method thereof, and display device | Jan 19, 2015 | Issued |
Array
(
[id] => 11564865
[patent_doc_number] => 09627461
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Array substrate, its manufacturing method and display device'
[patent_app_type] => utility
[patent_app_number] => 14/771320
[patent_app_country] => US
[patent_app_date] => 2015-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 6049
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14771320
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/771320 | Array substrate, its manufacturing method and display device | Jan 15, 2015 | Issued |
Array
(
[id] => 10238278
[patent_doc_number] => 20150123273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'Semiconductor Device and Method of Forming Interposer Frame Electrically Connected to Embedded Semiconductor Die'
[patent_app_type] => utility
[patent_app_number] => 14/596080
[patent_app_country] => US
[patent_app_date] => 2015-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6803
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14596080
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/596080 | Semiconductor device and method of forming interposer frame electrically connected to embedded semiconductor die | Jan 12, 2015 | Issued |
Array
(
[id] => 11103850
[patent_doc_number] => 20160300820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'Method for Producing Optoelectronic Semiconductor Components and Optoelectronic Semiconductor Component'
[patent_app_type] => utility
[patent_app_number] => 15/100559
[patent_app_country] => US
[patent_app_date] => 2015-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5398
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15100559
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/100559 | Method for producing optoelectronic semiconductor components and optoelectronic semiconductor component | Jan 12, 2015 | Issued |
Array
(
[id] => 10542796
[patent_doc_number] => 09267915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-23
[patent_title] => 'Vertically integrated systems'
[patent_app_type] => utility
[patent_app_number] => 14/594913
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 71
[patent_no_of_words] => 14608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594913
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594913 | Vertically integrated systems | Jan 11, 2015 | Issued |
Array
(
[id] => 11265856
[patent_doc_number] => 09490158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Bond chuck, methods of bonding, and tool including bond chuck'
[patent_app_type] => utility
[patent_app_number] => 14/592788
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592788 | Bond chuck, methods of bonding, and tool including bond chuck | Jan 7, 2015 | Issued |
Array
(
[id] => 11007392
[patent_doc_number] => 20160204344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'STRUCTURE AND FORMATION METHOD OF MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/592380
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4823
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592380
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592380 | Structure and formation method of memory device | Jan 7, 2015 | Issued |
Array
(
[id] => 10624427
[patent_doc_number] => 09343377
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-17
[patent_title] => 'Test then destroy technique for security-focused semiconductor integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 14/592249
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 4161
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592249
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592249 | Test then destroy technique for security-focused semiconductor integrated circuits | Jan 7, 2015 | Issued |
Array
(
[id] => 10563500
[patent_doc_number] => 09287181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-15
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/592842
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 41
[patent_no_of_words] => 14988
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592842
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592842 | Semiconductor device and method for fabricating the same | Jan 7, 2015 | Issued |
Array
(
[id] => 11000026
[patent_doc_number] => 20160196973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'REDUCED EXTERNAL RESISTANCE FINFET DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/591041
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3498
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591041
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591041 | Reduced external resistance finFET device | Jan 6, 2015 | Issued |
Array
(
[id] => 10378131
[patent_doc_number] => 20150263138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING STRESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/591465
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6905
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591465
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591465 | Method of forming semiconductor device having stressor | Jan 6, 2015 | Issued |
Array
(
[id] => 10631615
[patent_doc_number] => 09349771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Microlens forming method and solid-state image sensor manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 14/591467
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 39
[patent_no_of_words] => 6335
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591467
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591467 | Microlens forming method and solid-state image sensor manufacturing method | Jan 6, 2015 | Issued |
Array
(
[id] => 10309348
[patent_doc_number] => 20150194349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'METHOD FOR MANUFACTURING A MICROELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/591273
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8177
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591273
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591273 | Method for manufacturing a microelectronic device including depositing identical or different metallic layers on the same wafer | Jan 6, 2015 | Issued |
Array
(
[id] => 11797036
[patent_doc_number] => 09406892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Organic electroluminescent materials and devices'
[patent_app_type] => utility
[patent_app_number] => 14/591555
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 13716
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 9
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591555
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591555 | Organic electroluminescent materials and devices | Jan 6, 2015 | Issued |
Array
(
[id] => 11264562
[patent_doc_number] => 09488857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Method of strengthening an edge of a glass substrate'
[patent_app_type] => utility
[patent_app_number] => 14/591456
[patent_app_country] => US
[patent_app_date] => 2015-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 9474
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14591456
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/591456 | Method of strengthening an edge of a glass substrate | Jan 6, 2015 | Issued |