
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8192924
[patent_doc_number] => 20120119313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'Memory Cell With Phonon-Blocking Insulating Layer'
[patent_app_type] => utility
[patent_app_number] => 12/947516
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3983
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119313.pdf
[firstpage_image] =>[orig_patent_app_number] => 12947516
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947516 | Memory cell with phonon-blocking insulating layer | Nov 15, 2010 | Issued |
Array
(
[id] => 7762825
[patent_doc_number] => 20120032341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/947390
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5624
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20120032341.pdf
[firstpage_image] =>[orig_patent_app_number] => 12947390
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947390 | Semiconductor package and manufacturing method thereof | Nov 15, 2010 | Issued |
Array
(
[id] => 7717104
[patent_doc_number] => 20120007179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/947763
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 6361
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007179.pdf
[firstpage_image] =>[orig_patent_app_number] => 12947763
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947763 | Semiconductor device and manufacturing method thereof | Nov 15, 2010 | Issued |
Array
(
[id] => 8760645
[patent_doc_number] => 08421168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Microelectromechanical systems microphone packaging systems'
[patent_app_type] => utility
[patent_app_number] => 12/947543
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 36
[patent_no_of_words] => 9943
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12947543
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947543 | Microelectromechanical systems microphone packaging systems | Nov 15, 2010 | Issued |
Array
(
[id] => 8690517
[patent_doc_number] => 08390046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/947254
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 52
[patent_no_of_words] => 12002
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12947254
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947254 | Semiconductor device | Nov 15, 2010 | Issued |
Array
(
[id] => 9099477
[patent_doc_number] => 08563350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Wafer level image sensor packaging structure and manufacturing method for the same'
[patent_app_type] => utility
[patent_app_number] => 12/947316
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 3718
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12947316
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/947316 | Wafer level image sensor packaging structure and manufacturing method for the same | Nov 15, 2010 | Issued |
Array
(
[id] => 5948554
[patent_doc_number] => 20110031623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-10
[patent_title] => 'INTERCONNECT STRUCTURE AND METHOD FOR Cu/ULTRA LOW k INTEGRATION'
[patent_app_type] => utility
[patent_app_number] => 12/906580
[patent_app_country] => US
[patent_app_date] => 2010-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8234
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20110031623.pdf
[firstpage_image] =>[orig_patent_app_number] => 12906580
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/906580 | Interconnect structure and method for Cu/ultra low k integration | Oct 17, 2010 | Issued |
Array
(
[id] => 6193073
[patent_doc_number] => 20110024827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/904231
[patent_app_country] => US
[patent_app_date] => 2010-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10115
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20110024827.pdf
[firstpage_image] =>[orig_patent_app_number] => 12904231
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/904231 | Nonvolatile semiconductor memory | Oct 13, 2010 | Issued |
Array
(
[id] => 9245963
[patent_doc_number] => 08610248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-17
[patent_title] => 'Capacitor structure and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 12/993048
[patent_app_country] => US
[patent_app_date] => 2010-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3312
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12993048
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/993048 | Capacitor structure and method of manufacture | Sep 20, 2010 | Issued |
Array
(
[id] => 6135311
[patent_doc_number] => 20110008919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-13
[patent_title] => 'Electronic Textiles with Electronic Devices on Ribbons'
[patent_app_type] => utility
[patent_app_number] => 12/886212
[patent_app_country] => US
[patent_app_date] => 2010-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 12242
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20110008919.pdf
[firstpage_image] =>[orig_patent_app_number] => 12886212
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/886212 | Electronic textiles with electronic devices on ribbons | Sep 19, 2010 | Issued |
Array
(
[id] => 8421681
[patent_doc_number] => 08278169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/885086
[patent_app_country] => US
[patent_app_date] => 2010-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 18475
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12885086
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/885086 | Semiconductor device and a method of manufacturing the same | Sep 16, 2010 | Issued |
Array
(
[id] => 6130671
[patent_doc_number] => 20110006392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-13
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/878977
[patent_app_country] => US
[patent_app_date] => 2010-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6369
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20110006392.pdf
[firstpage_image] =>[orig_patent_app_number] => 12878977
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/878977 | Semiconductor device | Sep 8, 2010 | Issued |
Array
(
[id] => 6328153
[patent_doc_number] => 20100327448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'Semiconductor with Bottom-Side Wrap-Around Flange Contact'
[patent_app_type] => utility
[patent_app_number] => 12/874412
[patent_app_country] => US
[patent_app_date] => 2010-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4974
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20100327448.pdf
[firstpage_image] =>[orig_patent_app_number] => 12874412
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/874412 | Semiconductor with Bottom-Side Wrap-Around Flange Contact | Sep 1, 2010 | Abandoned |
Array
(
[id] => 9828095
[patent_doc_number] => 08937324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Light-emitting device array with individual cells'
[patent_app_type] => utility
[patent_app_number] => 12/871792
[patent_app_country] => US
[patent_app_date] => 2010-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5555
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12871792
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/871792 | Light-emitting device array with individual cells | Aug 29, 2010 | Issued |
Array
(
[id] => 8921462
[patent_doc_number] => 08487402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/869323
[patent_app_country] => US
[patent_app_date] => 2010-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 6390
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12869323
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/869323 | Semiconductor device | Aug 25, 2010 | Issued |
Array
(
[id] => 6586300
[patent_doc_number] => 20100308467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'Semiconductor Device and Method of Forming Through Hole Vias in Die Extension Region Around Periphery of Die'
[patent_app_type] => utility
[patent_app_number] => 12/858593
[patent_app_country] => US
[patent_app_date] => 2010-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5775
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308467.pdf
[firstpage_image] =>[orig_patent_app_number] => 12858593
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/858593 | Semiconductor device and method of forming through hole vias in die extension region around periphery of die | Aug 17, 2010 | Issued |
Array
(
[id] => 8363601
[patent_doc_number] => 08252666
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Semiconductor device and method of forming through hole vias in die extension region around periphery of die'
[patent_app_type] => utility
[patent_app_number] => 12/858615
[patent_app_country] => US
[patent_app_date] => 2010-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 36
[patent_no_of_words] => 5812
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12858615
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/858615 | Semiconductor device and method of forming through hole vias in die extension region around periphery of die | Aug 17, 2010 | Issued |
Array
(
[id] => 8713849
[patent_doc_number] => 08399991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-19
[patent_title] => 'Semiconductor device and method of forming through hole vias in die extension region around periphery of die'
[patent_app_type] => utility
[patent_app_number] => 12/858602
[patent_app_country] => US
[patent_app_date] => 2010-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 36
[patent_no_of_words] => 5724
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12858602
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/858602 | Semiconductor device and method of forming through hole vias in die extension region around periphery of die | Aug 17, 2010 | Issued |
Array
(
[id] => 8859029
[patent_doc_number] => 08461564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Memory devices having an embedded resistance memory with metal-oxygen compound'
[patent_app_type] => utility
[patent_app_number] => 12/855630
[patent_app_country] => US
[patent_app_date] => 2010-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 46
[patent_no_of_words] => 8255
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12855630
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/855630 | Memory devices having an embedded resistance memory with metal-oxygen compound | Aug 11, 2010 | Issued |
Array
(
[id] => 6265493
[patent_doc_number] => 20100297815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-25
[patent_title] => 'Transistor Layout for Manufacturing Process Control'
[patent_app_type] => utility
[patent_app_number] => 12/850813
[patent_app_country] => US
[patent_app_date] => 2010-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2466
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0297/20100297815.pdf
[firstpage_image] =>[orig_patent_app_number] => 12850813
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/850813 | Transistor layout for manufacturing process control | Aug 4, 2010 | Issued |