
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4762693
[patent_doc_number] => 20080173902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'SOLID STATE IMAGING APPARATUS, IMAGING APPARATUS AND SOLID STATE IMAGING APPARATUS MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/015608
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7315
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20080173902.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015608
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015608 | Solid state imaging apparatus, imaging apparatus and solid state imaging apparatus manufacturing method | Jan 16, 2008 | Issued |
Array
(
[id] => 5340534
[patent_doc_number] => 20090179184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-16
[patent_title] => 'VERTICAL SPACER ELECTRODES FOR VARIABLE-RESISTANCE MATERIAL MEMORIES AND VERTICAL SPACER VARIABLE-RESISTANCE MATERIAL MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 12/014867
[patent_app_country] => US
[patent_app_date] => 2008-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5506
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20090179184.pdf
[firstpage_image] =>[orig_patent_app_number] => 12014867
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/014867 | Vertical spacer electrodes for variable-resistance material memories and vertical spacer variable-resistance material memory cells | Jan 15, 2008 | Issued |
Array
(
[id] => 4578255
[patent_doc_number] => 07825435
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Diode-like composite semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/015067
[patent_app_country] => US
[patent_app_date] => 2008-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 10335
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/825/07825435.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015067
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015067 | Diode-like composite semiconductor device | Jan 15, 2008 | Issued |
Array
(
[id] => 7977305
[patent_doc_number] => 08071399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-06
[patent_title] => 'Method of manufacturing a semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 12/013467
[patent_app_country] => US
[patent_app_date] => 2008-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 28
[patent_no_of_words] => 11645
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/071/08071399.pdf
[firstpage_image] =>[orig_patent_app_number] => 12013467
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/013467 | Method of manufacturing a semiconductor integrated circuit device | Jan 12, 2008 | Issued |
Array
(
[id] => 8082993
[patent_doc_number] => 08148816
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-03
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/522816
[patent_app_country] => US
[patent_app_date] => 2008-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 8682
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/148/08148816.pdf
[firstpage_image] =>[orig_patent_app_number] => 12522816
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/522816 | Semiconductor device | Jan 10, 2008 | Issued |
Array
(
[id] => 6545546
[patent_doc_number] => 20100044830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'METHOD OF PRODUCING AN SOI STRUCTURE WITH AN INSULATING LAYER OF CONTROLLED THICKNESS'
[patent_app_type] => utility
[patent_app_number] => 12/515484
[patent_app_country] => US
[patent_app_date] => 2008-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3676
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20100044830.pdf
[firstpage_image] =>[orig_patent_app_number] => 12515484
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/515484 | Method of producing an SOI structure with an insulating layer of controlled thickness | Jan 9, 2008 | Issued |
Array
(
[id] => 322920
[patent_doc_number] => 07518153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-14
[patent_title] => 'Nitride semiconductor light emitting device'
[patent_app_type] => utility
[patent_app_number] => 11/971467
[patent_app_country] => US
[patent_app_date] => 2008-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5344
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/518/07518153.pdf
[firstpage_image] =>[orig_patent_app_number] => 11971467
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/971467 | Nitride semiconductor light emitting device | Jan 8, 2008 | Issued |
Array
(
[id] => 4503392
[patent_doc_number] => 07919794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Memory cell and method of forming a magnetic tunnel junction (MTJ) of a memory cell'
[patent_app_type] => utility
[patent_app_number] => 11/970557
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4167
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/919/07919794.pdf
[firstpage_image] =>[orig_patent_app_number] => 11970557
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/970557 | Memory cell and method of forming a magnetic tunnel junction (MTJ) of a memory cell | Jan 7, 2008 | Issued |
Array
(
[id] => 5580988
[patent_doc_number] => 20090176334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'Method for forming a die-attach layer during semiconductor packaging processes'
[patent_app_type] => utility
[patent_app_number] => 12/007008
[patent_app_country] => US
[patent_app_date] => 2008-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2230
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20090176334.pdf
[firstpage_image] =>[orig_patent_app_number] => 12007008
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/007008 | Method for forming a die-attach layer during semiconductor packaging processes | Jan 3, 2008 | Issued |
Array
(
[id] => 178302
[patent_doc_number] => 07656011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'Diode'
[patent_app_type] => utility
[patent_app_number] => 11/969017
[patent_app_country] => US
[patent_app_date] => 2008-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3096
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656011.pdf
[firstpage_image] =>[orig_patent_app_number] => 11969017
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/969017 | Diode | Jan 2, 2008 | Issued |
Array
(
[id] => 178302
[patent_doc_number] => 07656011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'Diode'
[patent_app_type] => utility
[patent_app_number] => 11/969017
[patent_app_country] => US
[patent_app_date] => 2008-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3096
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656011.pdf
[firstpage_image] =>[orig_patent_app_number] => 11969017
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/969017 | Diode | Jan 2, 2008 | Issued |
Array
(
[id] => 178302
[patent_doc_number] => 07656011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'Diode'
[patent_app_type] => utility
[patent_app_number] => 11/969017
[patent_app_country] => US
[patent_app_date] => 2008-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3096
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656011.pdf
[firstpage_image] =>[orig_patent_app_number] => 11969017
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/969017 | Diode | Jan 2, 2008 | Issued |
Array
(
[id] => 178302
[patent_doc_number] => 07656011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'Diode'
[patent_app_type] => utility
[patent_app_number] => 11/969017
[patent_app_country] => US
[patent_app_date] => 2008-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3096
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656011.pdf
[firstpage_image] =>[orig_patent_app_number] => 11969017
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/969017 | Diode | Jan 2, 2008 | Issued |
Array
(
[id] => 4435172
[patent_doc_number] => 07898013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-01
[patent_title] => 'Integrated circuits and methods with two types of decoupling capacitors'
[patent_app_type] => utility
[patent_app_number] => 11/967778
[patent_app_country] => US
[patent_app_date] => 2007-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2879
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/898/07898013.pdf
[firstpage_image] =>[orig_patent_app_number] => 11967778
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/967778 | Integrated circuits and methods with two types of decoupling capacitors | Dec 30, 2007 | Issued |
Array
(
[id] => 4759862
[patent_doc_number] => 20080312088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'Field effect transistor, logic circuit including the same and methods of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/005372
[patent_app_country] => US
[patent_app_date] => 2007-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4588
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0312/20080312088.pdf
[firstpage_image] =>[orig_patent_app_number] => 12005372
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/005372 | Field effect transistor, logic circuit including the same and methods of manufacturing the same | Dec 26, 2007 | Issued |
Array
(
[id] => 5573063
[patent_doc_number] => 20090140424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'WAFER LEVEL SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/965087
[patent_app_country] => US
[patent_app_date] => 2007-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3973
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20090140424.pdf
[firstpage_image] =>[orig_patent_app_number] => 11965087
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/965087 | Wafer level semiconductor package and method for manufacturing the same | Dec 26, 2007 | Issued |
Array
(
[id] => 4925251
[patent_doc_number] => 20080164614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-10
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/964336
[patent_app_country] => US
[patent_app_date] => 2007-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 22880
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20080164614.pdf
[firstpage_image] =>[orig_patent_app_number] => 11964336
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/964336 | Semiconductor device | Dec 25, 2007 | Issued |
Array
(
[id] => 4634999
[patent_doc_number] => 08013453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'Leadless alignment of a semiconductor chip'
[patent_app_type] => utility
[patent_app_number] => 12/004638
[patent_app_country] => US
[patent_app_date] => 2007-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1961
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/013/08013453.pdf
[firstpage_image] =>[orig_patent_app_number] => 12004638
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/004638 | Leadless alignment of a semiconductor chip | Dec 21, 2007 | Issued |
Array
(
[id] => 4810690
[patent_doc_number] => 20080191321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/963400
[patent_app_country] => US
[patent_app_date] => 2007-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7896
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191321.pdf
[firstpage_image] =>[orig_patent_app_number] => 11963400
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/963400 | Semiconductor device and method for manufacturing the same | Dec 20, 2007 | Issued |
Array
(
[id] => 203359
[patent_doc_number] => 07633105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-15
[patent_title] => 'CMOS image sensor and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 11/963465
[patent_app_country] => US
[patent_app_date] => 2007-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2652
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/633/07633105.pdf
[firstpage_image] =>[orig_patent_app_number] => 11963465
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/963465 | CMOS image sensor and method of manufacture | Dec 20, 2007 | Issued |