
Rocio Del Mar Perez-velez
Examiner (ID: 4591, Phone: (571)270-5935 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2100, 2187, 2117, 2133, 2132 |
| Total Applications | 254 |
| Issued Applications | 200 |
| Pending Applications | 5 |
| Abandoned Applications | 50 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5449798
[patent_doc_number] => 20090065834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'IMAGERS HAVING ELECTRICALLY ACTIVE OPTICAL ELEMENTS'
[patent_app_type] => utility
[patent_app_number] => 11/850798
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6303
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0065/20090065834.pdf
[firstpage_image] =>[orig_patent_app_number] => 11850798
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/850798 | Imagers having electrically active optical elements | Sep 5, 2007 | Issued |
Array
(
[id] => 5319752
[patent_doc_number] => 20090057742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'CMOS VARACTOR'
[patent_app_type] => utility
[patent_app_number] => 11/847378
[patent_app_country] => US
[patent_app_date] => 2007-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1923
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20090057742.pdf
[firstpage_image] =>[orig_patent_app_number] => 11847378
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/847378 | CMOS VARACTOR | Aug 29, 2007 | Abandoned |
Array
(
[id] => 4925205
[patent_doc_number] => 20080164568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-10
[patent_title] => 'Resistance random access memory and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/896007
[patent_app_country] => US
[patent_app_date] => 2007-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3890
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20080164568.pdf
[firstpage_image] =>[orig_patent_app_number] => 11896007
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/896007 | Resistance random access memory and method of manufacturing the same | Aug 28, 2007 | Issued |
Array
(
[id] => 285907
[patent_doc_number] => 07550836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-23
[patent_title] => 'Structure of package on package and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/889797
[patent_app_country] => US
[patent_app_date] => 2007-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2469
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/550/07550836.pdf
[firstpage_image] =>[orig_patent_app_number] => 11889797
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/889797 | Structure of package on package and method for fabricating the same | Aug 15, 2007 | Issued |
Array
(
[id] => 4503815
[patent_doc_number] => 07919868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Carrier substrate and integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 11/839440
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 48
[patent_no_of_words] => 8196
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/919/07919868.pdf
[firstpage_image] =>[orig_patent_app_number] => 11839440
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/839440 | Carrier substrate and integrated circuit | Aug 14, 2007 | Issued |
Array
(
[id] => 7762053
[patent_doc_number] => 08114714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-14
[patent_title] => 'Electronic device and production method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/837763
[patent_app_country] => US
[patent_app_date] => 2007-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 41
[patent_no_of_words] => 21093
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/114/08114714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11837763
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/837763 | Electronic device and production method thereof | Aug 12, 2007 | Issued |
Array
(
[id] => 5414531
[patent_doc_number] => 20090040418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-12
[patent_title] => 'LED device and back panel of liquid crystal display'
[patent_app_type] => utility
[patent_app_number] => 11/891347
[patent_app_country] => US
[patent_app_date] => 2007-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2295
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20090040418.pdf
[firstpage_image] =>[orig_patent_app_number] => 11891347
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/891347 | LED device and back panel of liquid crystal display | Aug 9, 2007 | Abandoned |
Array
(
[id] => 8544008
[patent_doc_number] => 08319302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-27
[patent_title] => 'Wafer arrangement and a method for manufacturing the wafer arrangement'
[patent_app_type] => utility
[patent_app_number] => 12/665876
[patent_app_country] => US
[patent_app_date] => 2007-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 3879
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12665876
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/665876 | Wafer arrangement and a method for manufacturing the wafer arrangement | Aug 7, 2007 | Issued |
Array
(
[id] => 326977
[patent_doc_number] => 07514751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-07
[patent_title] => 'SiGe DIAC ESD protection structure'
[patent_app_type] => utility
[patent_app_number] => 11/890097
[patent_app_country] => US
[patent_app_date] => 2007-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 5077
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/514/07514751.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890097
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890097 | SiGe DIAC ESD protection structure | Aug 1, 2007 | Issued |
Array
(
[id] => 4704693
[patent_doc_number] => 20080064217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'Methods of Forming Semiconductor Devices Using Di-Block Polymer Layers'
[patent_app_type] => utility
[patent_app_number] => 11/830284
[patent_app_country] => US
[patent_app_date] => 2007-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5219
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20080064217.pdf
[firstpage_image] =>[orig_patent_app_number] => 11830284
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/830284 | Methods of forming semiconductor devices using di-block polymer layers | Jul 29, 2007 | Issued |
Array
(
[id] => 4614369
[patent_doc_number] => 07989944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-02
[patent_title] => 'Method for embedding a component in a base'
[patent_app_type] => utility
[patent_app_number] => 11/878557
[patent_app_country] => US
[patent_app_date] => 2007-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 5339
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/989/07989944.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878557
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878557 | Method for embedding a component in a base | Jul 24, 2007 | Issued |
Array
(
[id] => 4803115
[patent_doc_number] => 20080014703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Method of fabricating semiconductor integrated circuit device and semiconductor integrated circuit device manufactured using the same'
[patent_app_type] => utility
[patent_app_number] => 11/822614
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6462
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20080014703.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822614
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822614 | Method of fabricating semiconductor integrated circuit device and semiconductor integrated circuit device manufactured using the same | Jul 8, 2007 | Abandoned |
Array
(
[id] => 277903
[patent_doc_number] => 07556977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'Semiconductor manufacturing method and semiconductor laser device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 11/822604
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 8485
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 334
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/556/07556977.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822604
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822604 | Semiconductor manufacturing method and semiconductor laser device manufacturing method | Jul 8, 2007 | Issued |
Array
(
[id] => 5371528
[patent_doc_number] => 20090309088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'SWITCHING DEVICE, SEMICONDUCTOR DEVICE, PROGRAMMABLE LOGIC INTEGRATED CIRCUIT, AND MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/306657
[patent_app_country] => US
[patent_app_date] => 2007-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15177
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0309/20090309088.pdf
[firstpage_image] =>[orig_patent_app_number] => 12306657
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306657 | Switching device, semiconductor device, programmable logic integrated circuit, and memory device | Jun 24, 2007 | Issued |
Array
(
[id] => 5165670
[patent_doc_number] => 20070287257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'METHOD FOR PRODUCING SI1-YGEY BASED ZONES WITH DIFFERENT CONTENTS IN GE ON A SAME SUBSTRATE BY CONDENSATION OF GERMANIUM'
[patent_app_type] => utility
[patent_app_number] => 11/761074
[patent_app_country] => US
[patent_app_date] => 2007-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6154
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0287/20070287257.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761074
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761074 | Method for producing Si1-yGey based zones with different contents in Ge on a same substrate by condensation of germanium | Jun 10, 2007 | Issued |
Array
(
[id] => 4949459
[patent_doc_number] => 20080305585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'Method for Direct Heat Sink Attachment'
[patent_app_type] => utility
[patent_app_number] => 11/761234
[patent_app_country] => US
[patent_app_date] => 2007-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0305/20080305585.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761234
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761234 | Method for direct heat sink attachment | Jun 10, 2007 | Issued |
Array
(
[id] => 6621036
[patent_doc_number] => 20100172390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-08
[patent_title] => 'SURFACE-EMITTING LASER ELEMENT, FABRICATION METHOD THEREOF, SURFACE-EMITTING LASER ARRAY, AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/376911
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 19047
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20100172390.pdf
[firstpage_image] =>[orig_patent_app_number] => 12376911
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/376911 | Surface-emitting laser element, fabrication method thereof, surface-emitting laser array, and fabrication method thereof | May 20, 2007 | Issued |
Array
(
[id] => 4795361
[patent_doc_number] => 20080006947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/798737
[patent_app_country] => US
[patent_app_date] => 2007-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 9165
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20080006947.pdf
[firstpage_image] =>[orig_patent_app_number] => 11798737
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/798737 | Semiconductor device and method of manufacturing the same | May 15, 2007 | Issued |
Array
(
[id] => 102472
[patent_doc_number] => 07723216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'In-situ defect reduction techniques for nonpolar and semipolar (Al, Ga, In)N'
[patent_app_type] => utility
[patent_app_number] => 11/801283
[patent_app_country] => US
[patent_app_date] => 2007-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5268
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/723/07723216.pdf
[firstpage_image] =>[orig_patent_app_number] => 11801283
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/801283 | In-situ defect reduction techniques for nonpolar and semipolar (Al, Ga, In)N | May 8, 2007 | Issued |
Array
(
[id] => 4944109
[patent_doc_number] => 20080081434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-03
[patent_title] => 'Method for forming isolation structure in semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/789354
[patent_app_country] => US
[patent_app_date] => 2007-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2438
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20080081434.pdf
[firstpage_image] =>[orig_patent_app_number] => 11789354
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/789354 | Method for forming isolation structure in semiconductor device | Apr 22, 2007 | Issued |