
Ron Everett Pompey
Examiner (ID: 7458)
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 697 |
| Issued Applications | 525 |
| Pending Applications | 9 |
| Abandoned Applications | 165 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7720445
[patent_doc_number] => 20120009780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'WIRE BONDING ON REACTIVE METAL SURFACES OF A METALLIZATION OF A SEMICONDUCTOR DEVICE BY PROVIDING A PROTECTION LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/235653
[patent_app_country] => US
[patent_app_date] => 2011-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10845
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20120009780.pdf
[firstpage_image] =>[orig_patent_app_number] => 13235653
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/235653 | Wire bonding on reactive metal surfaces of a metallization of a semiconductor device by providing a protection layer | Sep 18, 2011 | Issued |
Array
(
[id] => 8185541
[patent_doc_number] => 20120115327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-10
[patent_title] => 'METHOD OF MANUFACTURING VIA HOLE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING VIA HOLES'
[patent_app_type] => utility
[patent_app_number] => 13/227577
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7335
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20120115327.pdf
[firstpage_image] =>[orig_patent_app_number] => 13227577
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227577 | Method of manufacturing via hole in a semiconductor device | Sep 7, 2011 | Issued |
Array
(
[id] => 9777799
[patent_doc_number] => 08853005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/227518
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 5247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227518
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227518 | Method for manufacturing semiconductor device | Sep 7, 2011 | Issued |
Array
(
[id] => 8095049
[patent_doc_number] => 20120083133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-05
[patent_title] => 'AMINE CURING SILICON-NITRIDE-HYDRIDE FILMS'
[patent_app_type] => utility
[patent_app_number] => 13/227589
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7527
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20120083133.pdf
[firstpage_image] =>[orig_patent_app_number] => 13227589
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227589 | AMINE CURING SILICON-NITRIDE-HYDRIDE FILMS | Sep 7, 2011 | Abandoned |
Array
(
[id] => 8139745
[patent_doc_number] => 20120094421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'METHOD OF MANUFACTURING SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 13/227321
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6123
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20120094421.pdf
[firstpage_image] =>[orig_patent_app_number] => 13227321
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227321 | METHOD OF MANUFACTURING SOLAR CELL | Sep 6, 2011 | Abandoned |
Array
(
[id] => 8406056
[patent_doc_number] => 20120238108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-20
[patent_title] => 'TWO-STAGE OZONE CURE FOR DIELECTRIC FILMS'
[patent_app_type] => utility
[patent_app_number] => 13/227161
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7965
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227161
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227161 | TWO-STAGE OZONE CURE FOR DIELECTRIC FILMS | Sep 6, 2011 | Abandoned |
Array
(
[id] => 8127617
[patent_doc_number] => 20120088356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-12
[patent_title] => 'INTEGRATED PLATFORM FOR IN-SITU DOPING AND ACTIVATION OF SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 13/227034
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3887
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20120088356.pdf
[firstpage_image] =>[orig_patent_app_number] => 13227034
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227034 | INTEGRATED PLATFORM FOR IN-SITU DOPING AND ACTIVATION OF SUBSTRATES | Sep 6, 2011 | Abandoned |
Array
(
[id] => 9112933
[patent_doc_number] => 08569102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-29
[patent_title] => 'Method of manufacturing high density CIS thin film for solar cell and method of manufacturing thin film solar cell using the same'
[patent_app_type] => utility
[patent_app_number] => 13/695627
[patent_app_country] => US
[patent_app_date] => 2011-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3727
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13695627
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/695627 | Method of manufacturing high density CIS thin film for solar cell and method of manufacturing thin film solar cell using the same | Jul 18, 2011 | Issued |
Array
(
[id] => 8612347
[patent_doc_number] => 20130017659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'FABRICATING METHOD OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/179627
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1465
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179627
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179627 | FABRICATING METHOD OF SEMICONDUCTOR DEVICE | Jul 10, 2011 | Abandoned |
Array
(
[id] => 7738931
[patent_doc_number] => 20120018888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-26
[patent_title] => 'SEMICONDUCTOR DEVICES AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/179879
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3936
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20120018888.pdf
[firstpage_image] =>[orig_patent_app_number] => 13179879
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179879 | SEMICONDUCTOR DEVICES AND METHOD OF FORMING THE SAME | Jul 10, 2011 | Abandoned |
Array
(
[id] => 9850092
[patent_doc_number] => 08951819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Wafer dicing using hybrid split-beam laser scribing process with plasma etch'
[patent_app_type] => utility
[patent_app_number] => 13/180021
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 8109
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13180021
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/180021 | Wafer dicing using hybrid split-beam laser scribing process with plasma etch | Jul 10, 2011 | Issued |
Array
(
[id] => 9888882
[patent_doc_number] => 08975137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Process of forming slit in substrate'
[patent_app_type] => utility
[patent_app_number] => 13/179581
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1759
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179581 | Process of forming slit in substrate | Jul 10, 2011 | Issued |
Array
(
[id] => 8606699
[patent_doc_number] => 20130012012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'SEMICONDUCTOR PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/179558
[patent_app_country] => US
[patent_app_date] => 2011-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3378
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179558
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179558 | SEMICONDUCTOR PROCESS | Jul 9, 2011 | Abandoned |
Array
(
[id] => 7818108
[patent_doc_number] => 20120064728
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'SUBSTRATE DEPOSITING SYSTEM AND DEPOSITING METHOD USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/179350
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6450
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20120064728.pdf
[firstpage_image] =>[orig_patent_app_number] => 13179350
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179350 | Substrate depositing system and depositing method using the same | Jul 7, 2011 | Issued |
Array
(
[id] => 8159299
[patent_doc_number] => 20120100646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'METHOD FOR DISTRIBUTING PHOSPHOR PARTICULATES ON LED CHIP'
[patent_app_type] => utility
[patent_app_number] => 13/178520
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2007
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20120100646.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178520
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178520 | Method for distributing phosphor particulates on LED chip | Jul 7, 2011 | Issued |
Array
(
[id] => 7720396
[patent_doc_number] => 20120009731
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'METHOD OF MANUFACTURING PHASE-CHANGE RANDOM ACCESS MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/178804
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2611
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20120009731.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178804
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178804 | METHOD OF MANUFACTURING PHASE-CHANGE RANDOM ACCESS MEMORY | Jul 7, 2011 | Abandoned |
Array
(
[id] => 7755906
[patent_doc_number] => 20120028461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'METHODS FOR DEPOSITING METAL IN HIGH ASPECT RATIO FEATURES'
[patent_app_type] => utility
[patent_app_number] => 13/178870
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6834
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20120028461.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178870
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178870 | Methods for depositing metal in high aspect ratio features | Jul 7, 2011 | Issued |
Array
(
[id] => 8603995
[patent_doc_number] => 20130009307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'Forming Wafer-Level Chip Scale Package Structures with Reduced number of Seed Layers'
[patent_app_type] => utility
[patent_app_number] => 13/179299
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2897
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179299
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179299 | Forming wafer-level chip scale package structures with reduced number of seed layers | Jul 7, 2011 | Issued |
Array
(
[id] => 7755794
[patent_doc_number] => 20120028389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'METHOD FOR MANUFACTURING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/178440
[patent_app_country] => US
[patent_app_date] => 2011-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2373
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20120028389.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178440
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178440 | Method for manufacturing display device | Jul 6, 2011 | Issued |
Array
(
[id] => 8606672
[patent_doc_number] => 20130011984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'Using Hexachlorodisilane as a Silicon Precursor for Source/Drain Epitaxy'
[patent_app_type] => utility
[patent_app_number] => 13/178330
[patent_app_country] => US
[patent_app_date] => 2011-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13178330
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178330 | Using Hexachlorodisilane as a Silicon Precursor for Source/Drain Epitaxy | Jul 6, 2011 | Abandoned |