| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 4373906
[patent_doc_number] => 06175884
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-16
[patent_title] => 'Efficient communication of transaction types using separate and orthogonal attribute fields in packet headers transferred between hubs in a computer system'
[patent_app_type] => 1
[patent_app_number] => 9/186047
[patent_app_country] => US
[patent_app_date] => 1998-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4197
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/175/06175884.pdf
[firstpage_image] =>[orig_patent_app_number] => 186047
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/186047 | Efficient communication of transaction types using separate and orthogonal attribute fields in packet headers transferred between hubs in a computer system | Nov 2, 1998 | Issued |
Array
(
[id] => 4152929
[patent_doc_number] => 06148399
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-14
[patent_title] => 'Advanced instrument controller statement of government interest'
[patent_app_type] => 1
[patent_app_number] => 9/178876
[patent_app_country] => US
[patent_app_date] => 1998-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4591
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/148/06148399.pdf
[firstpage_image] =>[orig_patent_app_number] => 178876
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/178876 | Advanced instrument controller statement of government interest | Oct 25, 1998 | Issued |
Array
(
[id] => 4317452
[patent_doc_number] => 06182167
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-30
[patent_title] => 'Automatic sharing of SCSI multiport device with standard command protocol in conjunction with offline signaling'
[patent_app_type] => 1
[patent_app_number] => 9/176766
[patent_app_country] => US
[patent_app_date] => 1998-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3314
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/182/06182167.pdf
[firstpage_image] =>[orig_patent_app_number] => 176766
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/176766 | Automatic sharing of SCSI multiport device with standard command protocol in conjunction with offline signaling | Oct 21, 1998 | Issued |
Array
(
[id] => 1017144
[patent_doc_number] => 06895452
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-17
[patent_title] => 'Tightly coupled and scalable memory and execution unit architecture'
[patent_app_type] => utility
[patent_app_number] => 09/174057
[patent_app_country] => US
[patent_app_date] => 1998-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 52
[patent_no_of_words] => 23311
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 398
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/895/06895452.pdf
[firstpage_image] =>[orig_patent_app_number] => 09174057
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/174057 | Tightly coupled and scalable memory and execution unit architecture | Oct 15, 1998 | Issued |
Array
(
[id] => 4317467
[patent_doc_number] => 06182168
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-30
[patent_title] => 'Programmable sideband port for generating sideband signal'
[patent_app_type] => 1
[patent_app_number] => 9/085515
[patent_app_country] => US
[patent_app_date] => 1998-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9899
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/182/06182168.pdf
[firstpage_image] =>[orig_patent_app_number] => 085515
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/085515 | Programmable sideband port for generating sideband signal | May 26, 1998 | Issued |
Array
(
[id] => 4153106
[patent_doc_number] => 06148409
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-14
[patent_title] => 'Data transmission system'
[patent_app_type] => 1
[patent_app_number] => 9/011868
[patent_app_country] => US
[patent_app_date] => 1998-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3585
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/148/06148409.pdf
[firstpage_image] =>[orig_patent_app_number] => 011868
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/011868 | Data transmission system | May 17, 1998 | Issued |
Array
(
[id] => 4192108
[patent_doc_number] => 06141704
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Parallel port for connecting multiple devices and the method for controlling the same'
[patent_app_type] => 1
[patent_app_number] => 9/070679
[patent_app_country] => US
[patent_app_date] => 1998-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2370
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/141/06141704.pdf
[firstpage_image] =>[orig_patent_app_number] => 070679
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/070679 | Parallel port for connecting multiple devices and the method for controlling the same | Apr 29, 1998 | Issued |
Array
(
[id] => 4117836
[patent_doc_number] => 06098124
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Arbiter for transferring largest accumulated data block output from data buffers over serial bus'
[patent_app_type] => 1
[patent_app_number] => 9/058090
[patent_app_country] => US
[patent_app_date] => 1998-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2369
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/098/06098124.pdf
[firstpage_image] =>[orig_patent_app_number] => 058090
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/058090 | Arbiter for transferring largest accumulated data block output from data buffers over serial bus | Apr 8, 1998 | Issued |
Array
(
[id] => 4256658
[patent_doc_number] => 06081854
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-27
[patent_title] => 'System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO'
[patent_app_type] => 1
[patent_app_number] => 9/048890
[patent_app_country] => US
[patent_app_date] => 1998-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 17946
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/081/06081854.pdf
[firstpage_image] =>[orig_patent_app_number] => 048890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/048890 | System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO | Mar 25, 1998 | Issued |
Array
(
[id] => 4132847
[patent_doc_number] => 06047336
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'Speculative direct memory access transfer between slave devices and memory'
[patent_app_type] => 1
[patent_app_number] => 9/039645
[patent_app_country] => US
[patent_app_date] => 1998-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2066
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/047/06047336.pdf
[firstpage_image] =>[orig_patent_app_number] => 039645
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/039645 | Speculative direct memory access transfer between slave devices and memory | Mar 15, 1998 | Issued |
Array
(
[id] => 4117666
[patent_doc_number] => 06098114
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Disk array system for processing and tracking the completion of I/O requests'
[patent_app_type] => 1
[patent_app_number] => 9/034812
[patent_app_country] => US
[patent_app_date] => 1998-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 12767
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/098/06098114.pdf
[firstpage_image] =>[orig_patent_app_number] => 034812
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/034812 | Disk array system for processing and tracking the completion of I/O requests | Mar 3, 1998 | Issued |
Array
(
[id] => 4176842
[patent_doc_number] => 06105084
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-15
[patent_title] => 'Priority-based access control arrangement by assigning first and second own priorities to each of units'
[patent_app_type] => 1
[patent_app_number] => 9/022177
[patent_app_country] => US
[patent_app_date] => 1998-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 9692
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/105/06105084.pdf
[firstpage_image] =>[orig_patent_app_number] => 022177
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/022177 | Priority-based access control arrangement by assigning first and second own priorities to each of units | Feb 10, 1998 | Issued |
Array
(
[id] => 3966800
[patent_doc_number] => 05983293
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'File system for dividing buffer areas into different block sizes for system and user data'
[patent_app_type] => 1
[patent_app_number] => 9/019042
[patent_app_country] => US
[patent_app_date] => 1998-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 5165
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983293.pdf
[firstpage_image] =>[orig_patent_app_number] => 019042
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/019042 | File system for dividing buffer areas into different block sizes for system and user data | Feb 4, 1998 | Issued |
Array
(
[id] => 4115802
[patent_doc_number] => 06067581
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-23
[patent_title] => 'Method for identifying the orignal source device in a transaction request initiated from address translator to memory control module and directly performing the transaction therebetween'
[patent_app_type] => 1
[patent_app_number] => 9/008974
[patent_app_country] => US
[patent_app_date] => 1998-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2856
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/067/06067581.pdf
[firstpage_image] =>[orig_patent_app_number] => 008974
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/008974 | Method for identifying the orignal source device in a transaction request initiated from address translator to memory control module and directly performing the transaction therebetween | Jan 19, 1998 | Issued |
Array
(
[id] => 3962502
[patent_doc_number] => 05983014
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Power management system that one of plurality of peripheral signals is selectably routed to main pad clock node during a test mode'
[patent_app_type] => 1
[patent_app_number] => 9/009722
[patent_app_country] => US
[patent_app_date] => 1998-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 6
[patent_no_of_words] => 5235
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983014.pdf
[firstpage_image] =>[orig_patent_app_number] => 009722
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/009722 | Power management system that one of plurality of peripheral signals is selectably routed to main pad clock node during a test mode | Jan 19, 1998 | Issued |
Array
(
[id] => 4099530
[patent_doc_number] => 06055582
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-25
[patent_title] => 'SCSI duplex-ready backplane for selectively enabling SCSI simplex and duplex modes based on indication of desired SCSI mode'
[patent_app_type] => 1
[patent_app_number] => 9/008702
[patent_app_country] => US
[patent_app_date] => 1998-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 6530
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/055/06055582.pdf
[firstpage_image] =>[orig_patent_app_number] => 008702
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/008702 | SCSI duplex-ready backplane for selectively enabling SCSI simplex and duplex modes based on indication of desired SCSI mode | Jan 15, 1998 | Issued |
Array
(
[id] => 4160221
[patent_doc_number] => 06061748
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-09
[patent_title] => 'Method and apparatus for moving data packets between networks while minimizing CPU intervention using a multi-bus architecture having DMA bus'
[patent_app_type] => 1
[patent_app_number] => 8/995660
[patent_app_country] => US
[patent_app_date] => 1997-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 4722
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/061/06061748.pdf
[firstpage_image] =>[orig_patent_app_number] => 995660
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/995660 | Method and apparatus for moving data packets between networks while minimizing CPU intervention using a multi-bus architecture having DMA bus | Dec 21, 1997 | Issued |
Array
(
[id] => 4151330
[patent_doc_number] => 06035347
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-07
[patent_title] => 'Secure store implementation on common platform storage subsystem (CPSS) by storing write data in non-volatile buffer'
[patent_app_type] => 1
[patent_app_number] => 8/994312
[patent_app_country] => US
[patent_app_date] => 1997-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5459
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/035/06035347.pdf
[firstpage_image] =>[orig_patent_app_number] => 994312
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/994312 | Secure store implementation on common platform storage subsystem (CPSS) by storing write data in non-volatile buffer | Dec 18, 1997 | Issued |
Array
(
[id] => 4223500
[patent_doc_number] => 06078968
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-20
[patent_title] => 'Platform-independent communications protocol supporting communications between a processor and subsystem controller based on identifying information'
[patent_app_type] => 1
[patent_app_number] => 8/992202
[patent_app_country] => US
[patent_app_date] => 1997-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8229
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/078/06078968.pdf
[firstpage_image] =>[orig_patent_app_number] => 992202
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/992202 | Platform-independent communications protocol supporting communications between a processor and subsystem controller based on identifying information | Dec 16, 1997 | Issued |
Array
(
[id] => 4218181
[patent_doc_number] => 06116767
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-12
[patent_title] => 'Displaying audio disk track number in portable computer system'
[patent_app_type] => 1
[patent_app_number] => 8/990551
[patent_app_country] => US
[patent_app_date] => 1997-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6986
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/116/06116767.pdf
[firstpage_image] =>[orig_patent_app_number] => 990551
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/990551 | Displaying audio disk track number in portable computer system | Dec 14, 1997 | Issued |