![](/images/general/no_picture/200_user.png)
Ronnie Kirby Jordan
Examiner (ID: 4379)
Most Active Art Unit | 1747 |
Art Unit(s) | 1747, 4146 |
Total Applications | 116 |
Issued Applications | 43 |
Pending Applications | 52 |
Abandoned Applications | 21 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16944636
[patent_doc_number] => 11056894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Battery management apparatus, and battery pack and automobile including same
[patent_app_type] => utility
[patent_app_number] => 16/549135
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 7448
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16549135
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/549135 | Battery management apparatus, and battery pack and automobile including same | Aug 22, 2019 | Issued |
Array
(
[id] => 17009737
[patent_doc_number] => 20210240898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => POWER DEVICE AND RESISTANCE SIMULATION METHOD THEREFOR, AND POWER DEVICE SIMULATION TOOL
[patent_app_type] => utility
[patent_app_number] => 17/053550
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17053550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/053550 | Power device and resistance simulation method therefor, and power device simulation tool | Aug 14, 2019 | Issued |
Array
(
[id] => 15758349
[patent_doc_number] => 10621290
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Computer implemented system and method of translation of verification commands of an electronic design
[patent_app_type] => utility
[patent_app_number] => 16/536790
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12989
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16536790
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/536790 | Computer implemented system and method of translation of verification commands of an electronic design | Aug 8, 2019 | Issued |
Array
(
[id] => 15715357
[patent_doc_number] => 20200104445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => METHOD AND STRUCTURE TO REDUCE CELL WIDTH IN INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/532339
[patent_app_country] => US
[patent_app_date] => 2019-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16532339
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/532339 | Method and structure to reduce cell width in integrated circuits | Aug 4, 2019 | Issued |
Array
(
[id] => 16501724
[patent_doc_number] => 10867113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Transmission gate structure, layout, methods, and system
[patent_app_type] => utility
[patent_app_number] => 16/530703
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 23677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16530703
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/530703 | Transmission gate structure, layout, methods, and system | Aug 1, 2019 | Issued |
Array
(
[id] => 15123551
[patent_doc_number] => 20190348409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => LAYOUT MODIFICATION METHOD FOR EXPOSURE MANUFACTURING PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/522825
[patent_app_country] => US
[patent_app_date] => 2019-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5938
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16522825
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/522825 | Layout modification method for exposure manufacturing process | Jul 25, 2019 | Issued |
Array
(
[id] => 18104683
[patent_doc_number] => 11544574
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-01-03
[patent_title] => System, method, and computer program product for analog structure prediction associated with an electronic design
[patent_app_type] => utility
[patent_app_number] => 16/522035
[patent_app_country] => US
[patent_app_date] => 2019-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 10232
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16522035
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/522035 | System, method, and computer program product for analog structure prediction associated with an electronic design | Jul 24, 2019 | Issued |
Array
(
[id] => 16632075
[patent_doc_number] => 20210050729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => INTEGRATION OF SECOND-USE OF LI-ION BATTERIES IN POWER GENERATION
[patent_app_type] => utility
[patent_app_number] => 17/051389
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17051389
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/051389 | Integration of second-use of Li-ion batteries in power generation | Jul 10, 2019 | Issued |
Array
(
[id] => 16249979
[patent_doc_number] => 10749360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Power tool system and battery pack therefor having wireless communicator
[patent_app_type] => utility
[patent_app_number] => 16/508950
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 48
[patent_no_of_words] => 30094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16508950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/508950 | Power tool system and battery pack therefor having wireless communicator | Jul 10, 2019 | Issued |
Array
(
[id] => 17270833
[patent_doc_number] => 11196269
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Battery cell protection system
[patent_app_type] => utility
[patent_app_number] => 16/502217
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 13764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502217
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502217 | Battery cell protection system | Jul 2, 2019 | Issued |
Array
(
[id] => 16186318
[patent_doc_number] => 10719652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Electromigration sign-off tool
[patent_app_type] => utility
[patent_app_number] => 16/460063
[patent_app_country] => US
[patent_app_date] => 2019-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7597
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16460063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/460063 | Electromigration sign-off tool | Jul 1, 2019 | Issued |
Array
(
[id] => 15719015
[patent_doc_number] => 20200106275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => METHOD AND CIRCUITRY TO ADAPTIVELY CHARGE A BATTERY/CELL
[patent_app_type] => utility
[patent_app_number] => 16/459824
[patent_app_country] => US
[patent_app_date] => 2019-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459824 | Method and circuitry to adaptively charge a battery/cell | Jul 1, 2019 | Issued |
Array
(
[id] => 15671121
[patent_doc_number] => 10599793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => System and method for passive verification
[patent_app_type] => utility
[patent_app_number] => 16/459717
[patent_app_country] => US
[patent_app_date] => 2019-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 489
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459717
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459717 | System and method for passive verification | Jul 1, 2019 | Issued |
Array
(
[id] => 16279238
[patent_doc_number] => 10762269
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Method of fabricating a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/458418
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16458418
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/458418 | Method of fabricating a semiconductor device | Jun 30, 2019 | Issued |
Array
(
[id] => 17637192
[patent_doc_number] => 11347916
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-31
[patent_title] => Increasing positive clock skew for systolic array critical path
[patent_app_type] => utility
[patent_app_number] => 16/457477
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 8328
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457477
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457477 | Increasing positive clock skew for systolic array critical path | Jun 27, 2019 | Issued |
Array
(
[id] => 16535548
[patent_doc_number] => 10878149
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-12-29
[patent_title] => Logical detection of high impedance floating FET gates
[patent_app_type] => utility
[patent_app_number] => 16/440875
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9671
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440875
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440875 | Logical detection of high impedance floating FET gates | Jun 12, 2019 | Issued |
Array
(
[id] => 15329163
[patent_doc_number] => 20200004911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => SYSTEM FOR DESIGNING INTEGRATED CIRCUIT USING EXTRACTED MODEL PARAMETER AND METHOD OF MANUFACTURING INTEGRATED CIRCUIT USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/439115
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439115
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439115 | System for designing integrated circuit using extracted model parameter and method of manufacturing integrated circuit using the same | Jun 11, 2019 | Issued |
Array
(
[id] => 16594130
[patent_doc_number] => 10903408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Thermal energy harvesting for dispensing system
[patent_app_type] => utility
[patent_app_number] => 16/436187
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16436187
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/436187 | Thermal energy harvesting for dispensing system | Jun 9, 2019 | Issued |
Array
(
[id] => 17152980
[patent_doc_number] => 11146077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Voltage equalizing device
[patent_app_type] => utility
[patent_app_number] => 16/434114
[patent_app_country] => US
[patent_app_date] => 2019-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5837
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16434114
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/434114 | Voltage equalizing device | Jun 5, 2019 | Issued |
Array
(
[id] => 16486475
[patent_doc_number] => 20200380082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => AUTOMATIC LAYER TRAIT GENERATION AND PROMOTION COST COMPUTATION
[patent_app_type] => utility
[patent_app_number] => 16/428049
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428049 | Automatic layer trait generation and promotion cost computation | May 30, 2019 | Issued |