![](/images/general/no_picture/200_user.png)
Ronnie Kirby Jordan
Examiner (ID: 4379)
Most Active Art Unit | 1747 |
Art Unit(s) | 1747, 4146 |
Total Applications | 116 |
Issued Applications | 43 |
Pending Applications | 52 |
Abandoned Applications | 21 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18310718
[patent_doc_number] => 20230114618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => BATTERY PACK AND METHOD FOR CONTROLLING BATTERY PACK
[patent_app_type] => utility
[patent_app_number] => 18/064700
[patent_app_country] => US
[patent_app_date] => 2022-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7584
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064700
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064700 | Battery pack and method for controlling battery pack | Dec 11, 2022 | Issued |
Array
(
[id] => 18283633
[patent_doc_number] => 20230099105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => REDUCTION OR ELIMINATION OF PATTERN PLACEMENT ERROR IN METROLOGY MEASUREMENTS
[patent_app_type] => utility
[patent_app_number] => 18/076375
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076375
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076375 | Reduction or elimination of pattern placement error in metrology measurements | Dec 5, 2022 | Issued |
Array
(
[id] => 18281842
[patent_doc_number] => 20230097314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => VERIFICATION OF HARDWARE DESIGN FOR COMPONENT THAT EVALUATES AN ALGEBRAIC EXPRESSION USING DECOMPOSITION AND RECOMBINATION
[patent_app_type] => utility
[patent_app_number] => 18/076338
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076338
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076338 | Verification of hardware design for component that evaluates an algebraic expression using decomposition and recombination | Dec 5, 2022 | Issued |
Array
(
[id] => 18228931
[patent_doc_number] => 20230067925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => REDUCED STANDBY CURRENT IN A MULTI-BATTERY WEARABLE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/047200
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18047200
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/047200 | REDUCED STANDBY CURRENT IN A MULTI-BATTERY WEARABLE DEVICE | Oct 16, 2022 | Pending |
Array
(
[id] => 18267562
[patent_doc_number] => 20230088804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => LEARNING-BASED ANALYZER FOR MITIGATING LATCH-UP IN INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/958930
[patent_app_country] => US
[patent_app_date] => 2022-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9405
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17958930
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/958930 | Learning-based analyzer for mitigating latch-up in integrated circuits | Oct 2, 2022 | Issued |
Array
(
[id] => 18648742
[patent_doc_number] => 20230294526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => Electric Vehicles and Charging Stations
[patent_app_type] => utility
[patent_app_number] => 17/822128
[patent_app_country] => US
[patent_app_date] => 2022-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17822128
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/822128 | Electric Vehicles and Charging Stations | Aug 23, 2022 | Pending |
Array
(
[id] => 18506648
[patent_doc_number] => 11704466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Routing with soft-penalizing pixels on a found path
[patent_app_type] => utility
[patent_app_number] => 17/819730
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 6673
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819730
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819730 | Routing with soft-penalizing pixels on a found path | Aug 14, 2022 | Issued |
Array
(
[id] => 18038741
[patent_doc_number] => 20220382957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SYSTEM FOR GENERATING LAYOUT DIAGRAM INCLUDING WIRING ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 17/885106
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885106
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/885106 | System for generating layout diagram including wiring arrangement | Aug 9, 2022 | Issued |
Array
(
[id] => 18856083
[patent_doc_number] => 11853667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Systems and methods for integrated circuit layout
[patent_app_type] => utility
[patent_app_number] => 17/873840
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 16718
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873840
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873840 | Systems and methods for integrated circuit layout | Jul 25, 2022 | Issued |
Array
(
[id] => 17962473
[patent_doc_number] => 20220343054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => INTEGRATED CIRCUIT LAYOUT GENERATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/860919
[patent_app_country] => US
[patent_app_date] => 2022-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14060
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17860919
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/860919 | Integrated circuit layout generation method | Jul 7, 2022 | Issued |
Array
(
[id] => 18548484
[patent_doc_number] => 11721846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Battery lockout override logic for a battery management system
[patent_app_type] => utility
[patent_app_number] => 17/851181
[patent_app_country] => US
[patent_app_date] => 2022-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2433
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17851181
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/851181 | Battery lockout override logic for a battery management system | Jun 27, 2022 | Issued |
Array
(
[id] => 18639958
[patent_doc_number] => 11764589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => System and method for controlling a high-voltage battery system
[patent_app_type] => utility
[patent_app_number] => 17/736313
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4618
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736313
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736313 | System and method for controlling a high-voltage battery system | May 3, 2022 | Issued |
Array
(
[id] => 17796232
[patent_doc_number] => 20220255324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => EXTENDING SHELF LIFE OF RECHARGEABLE BATTERIES
[patent_app_type] => utility
[patent_app_number] => 17/660834
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17660834
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/660834 | EXTENDING SHELF LIFE OF RECHARGEABLE BATTERIES | Apr 25, 2022 | Abandoned |
Array
(
[id] => 18415125
[patent_doc_number] => 11669668
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Method for comprehensive integration verification of mixed-signal circuits
[patent_app_type] => utility
[patent_app_number] => 17/722445
[patent_app_country] => US
[patent_app_date] => 2022-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5163
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17722445
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/722445 | Method for comprehensive integration verification of mixed-signal circuits | Apr 17, 2022 | Issued |
Array
(
[id] => 17722429
[patent_doc_number] => 20220215151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => ELECTROMIGRATION EVALUATION METHODOLOGY WITH CONSIDERATION OF BOTH SELF-HEATING AND HEAT SINK THERMAL EFFECTS
[patent_app_type] => utility
[patent_app_number] => 17/702625
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17702625
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/702625 | Electromigration evaluation methodology with consideration of both self-heating and heat sink thermal effects | Mar 22, 2022 | Issued |
Array
(
[id] => 18622762
[patent_doc_number] => 11755807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Method for predicting delay at multiple corners for digital integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/010131
[patent_app_country] => US
[patent_app_date] => 2022-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5714
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18010131
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/010131 | Method for predicting delay at multiple corners for digital integrated circuit | Mar 8, 2022 | Issued |
Array
(
[id] => 18561941
[patent_doc_number] => 11727187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Transmission gate manufacturing method
[patent_app_type] => utility
[patent_app_number] => 17/689825
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 24151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17689825
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/689825 | Transmission gate manufacturing method | Mar 7, 2022 | Issued |
Array
(
[id] => 17659571
[patent_doc_number] => 20220180036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => METHODS FOR MODELING OF A DESIGN IN RETICLE ENHANCEMENT TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 17/652881
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21565
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17652881
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/652881 | Methods for modeling of a design in reticle enhancement technology | Feb 27, 2022 | Issued |
Array
(
[id] => 18386417
[patent_doc_number] => 11657200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Reconfiguration of hardware components of an integrated circuit
[patent_app_type] => utility
[patent_app_number] => 17/575289
[patent_app_country] => US
[patent_app_date] => 2022-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 11796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17575289
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/575289 | Reconfiguration of hardware components of an integrated circuit | Jan 12, 2022 | Issued |
Array
(
[id] => 18563404
[patent_doc_number] => 11728660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Energy storage apparatus and control method of energy storage devices
[patent_app_type] => utility
[patent_app_number] => 17/575303
[patent_app_country] => US
[patent_app_date] => 2022-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8684
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17575303
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/575303 | Energy storage apparatus and control method of energy storage devices | Jan 12, 2022 | Issued |