Search

Ronnie Kirby Jordan

Examiner (ID: 4379)

Most Active Art Unit
1747
Art Unit(s)
1747, 4146
Total Applications
116
Issued Applications
43
Pending Applications
52
Abandoned Applications
21

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 18370953 [patent_doc_number] => 11651131 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-05-16 [patent_title] => Glitch source identification and ranking [patent_app_type] => utility [patent_app_number] => 17/335976 [patent_app_country] => US [patent_app_date] => 2021-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6908 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17335976 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/335976
Glitch source identification and ranking May 31, 2021 Issued
Array ( [id] => 17115706 [patent_doc_number] => 20210296303 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-09-23 [patent_title] => LAYOUT MODIFICATION METHOD FOR EXPOSURE MANUFACTURING PROCESS [patent_app_type] => utility [patent_app_number] => 17/330678 [patent_app_country] => US [patent_app_date] => 2021-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6117 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330678 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/330678
Layout modification method for exposure manufacturing process May 25, 2021 Issued
Array ( [id] => 17522208 [patent_doc_number] => 20220108057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-04-07 [patent_title] => INFORMATION PROCESSING APPARATUS, NON-TRANSITORY COMPUTER READABLE MEDIUM, AND PROGRAMMABLE LOGIC CIRCUIT [patent_app_type] => utility [patent_app_number] => 17/324087 [patent_app_country] => US [patent_app_date] => 2021-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6303 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324087 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/324087
INFORMATION PROCESSING APPARATUS, NON-TRANSITORY COMPUTER READABLE MEDIUM, AND PROGRAMMABLE LOGIC CIRCUIT May 17, 2021 Pending
Array ( [id] => 17246918 [patent_doc_number] => 20210366663 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-11-25 [patent_title] => Ultracapacitor power system [patent_app_type] => utility [patent_app_number] => 17/316457 [patent_app_country] => US [patent_app_date] => 2021-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2284 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316457 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/316457
Ultracapacitor power system May 9, 2021 Issued
Array ( [id] => 18520091 [patent_doc_number] => 11709983 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2023-07-25 [patent_title] => Dynamic voltage drop model for timing analysis [patent_app_type] => utility [patent_app_number] => 17/315838 [patent_app_country] => US [patent_app_date] => 2021-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 7658 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315838 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/315838
Dynamic voltage drop model for timing analysis May 9, 2021 Issued
Array ( [id] => 17218267 [patent_doc_number] => 20210351605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-11-11 [patent_title] => Battery Charge/Discharge Control Device and Battery Management Device [patent_app_type] => utility [patent_app_number] => 17/314147 [patent_app_country] => US [patent_app_date] => 2021-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4702 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314147 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/314147
Battery charge/discharge control device and battery management device May 6, 2021 Issued
Array ( [id] => 17084623 [patent_doc_number] => 20210279630 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-09-09 [patent_title] => Quantum Bit Control Apparatus [patent_app_type] => utility [patent_app_number] => 17/243072 [patent_app_country] => US [patent_app_date] => 2021-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4882 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243072 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/243072
Quantum bit control apparatus Apr 27, 2021 Issued
Array ( [id] => 18104548 [patent_doc_number] => 11544438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-01-03 [patent_title] => Superconductive circuit splitter placement [patent_app_type] => utility [patent_app_number] => 17/241362 [patent_app_country] => US [patent_app_date] => 2021-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 6180 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17241362 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/241362
Superconductive circuit splitter placement Apr 26, 2021 Issued
Array ( [id] => 17948176 [patent_doc_number] => 20220335195 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-10-20 [patent_title] => Routing with Soft-Penalizing Pixels on a Found Path [patent_app_type] => utility [patent_app_number] => 17/235878 [patent_app_country] => US [patent_app_date] => 2021-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6620 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235878 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/235878
Routing with soft-penalizing pixels on a found path Apr 19, 2021 Issued
17/235798 INDUCTOR TUNING IN SUPERCONDUCTING CIRCUITS Apr 19, 2021 Abandoned
Array ( [id] => 18072963 [patent_doc_number] => 11531797 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-12-20 [patent_title] => Vector generation for maximum instantaneous peak power [patent_app_type] => utility [patent_app_number] => 17/233126 [patent_app_country] => US [patent_app_date] => 2021-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 8262 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17233126 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/233126
Vector generation for maximum instantaneous peak power Apr 15, 2021 Issued
Array ( [id] => 18401251 [patent_doc_number] => 11663389 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-05-30 [patent_title] => Circuit layout [patent_app_type] => utility [patent_app_number] => 17/232571 [patent_app_country] => US [patent_app_date] => 2021-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 7175 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232571 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/232571
Circuit layout Apr 15, 2021 Issued
Array ( [id] => 18967971 [patent_doc_number] => 11901760 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-02-13 [patent_title] => Receive end and transmit end of wireless charging system, method, electrical terminal, and system [patent_app_type] => utility [patent_app_number] => 17/226860 [patent_app_country] => US [patent_app_date] => 2021-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 13849 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17226860 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/226860
Receive end and transmit end of wireless charging system, method, electrical terminal, and system Apr 8, 2021 Issued
Array ( [id] => 18119583 [patent_doc_number] => 11550978 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-01-10 [patent_title] => Circuit design assistance system and computer readable medium [patent_app_type] => utility [patent_app_number] => 17/223466 [patent_app_country] => US [patent_app_date] => 2021-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 7872 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17223466 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/223466
Circuit design assistance system and computer readable medium Apr 5, 2021 Issued
Array ( [id] => 18291547 [patent_doc_number] => 11620417 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2023-04-04 [patent_title] => User interface for interactive skew group analysis [patent_app_type] => utility [patent_app_number] => 17/219765 [patent_app_country] => US [patent_app_date] => 2021-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7380 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219765 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/219765
User interface for interactive skew group analysis Mar 30, 2021 Issued
Array ( [id] => 17637199 [patent_doc_number] => 11347923 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-05-31 [patent_title] => Buffering algorithm with maximum cost constraint [patent_app_type] => utility [patent_app_number] => 17/219737 [patent_app_country] => US [patent_app_date] => 2021-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6293 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219737 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/219737
Buffering algorithm with maximum cost constraint Mar 30, 2021 Issued
Array ( [id] => 18053258 [patent_doc_number] => 11526643 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-12-13 [patent_title] => Enumerating coverage based on an architectural specification [patent_app_type] => utility [patent_app_number] => 17/301184 [patent_app_country] => US [patent_app_date] => 2021-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9582 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17301184 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/301184
Enumerating coverage based on an architectural specification Mar 28, 2021 Issued
Array ( [id] => 16964518 [patent_doc_number] => 20210216017 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-07-15 [patent_title] => SELECTION OF MEASUREMENT LOCATIONS FOR PATTERNING PROCESSES [patent_app_type] => utility [patent_app_number] => 17/214456 [patent_app_country] => US [patent_app_date] => 2021-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15810 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214456 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/214456
Selection of measurement locations for patterning processes Mar 25, 2021 Issued
Array ( [id] => 18031029 [patent_doc_number] => 11514219 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-11-29 [patent_title] => System and method for assertion-based formal verification using cached metadata [patent_app_type] => utility [patent_app_number] => 17/212150 [patent_app_country] => US [patent_app_date] => 2021-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6794 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17212150 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/212150
System and method for assertion-based formal verification using cached metadata Mar 24, 2021 Issued
Array ( [id] => 18053257 [patent_doc_number] => 11526642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-12-13 [patent_title] => Clock network power estimation for logical designs [patent_app_type] => utility [patent_app_number] => 17/210271 [patent_app_country] => US [patent_app_date] => 2021-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 6435 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17210271 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/210271
Clock network power estimation for logical designs Mar 22, 2021 Issued
Menu