Roy Karl Potter

Array ( [id] => 591232 [patent_doc_number] => 07439585 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-21 [patent_title] => 'Silicon-on-insulator device' [patent_app_type] => utility [patent_app_number] => 10/560067 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1309 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/439/07439585.pdf [firstpage_image] =>[orig_patent_app_number] => 10560067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 790511 [patent_doc_number] => 06984531 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'Electrical field alignment vernier' [patent_app_type] => utility [patent_app_number] => 10/858636 [patent_app_country] => US [patent_app_date] => 2004-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 2145 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/984/06984531.pdf [firstpage_image] =>[orig_patent_app_number] => 10858636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080504 [patent_doc_number] => 20050045884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Semiconductor device, method of fabricating same, and electrooptical device' [patent_app_type] => utility [patent_app_number] => 10/852124 [patent_app_country] => US [patent_app_date] => 2004-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3079 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 42 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045884.pdf [firstpage_image] =>[orig_patent_app_number] => 10852124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 742997 [patent_doc_number] => 07030497 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-18 [patent_title] => 'Localized slots for stress relieve in copper' [patent_app_type] => utility [patent_app_number] => 10/845887 [patent_app_country] => US [patent_app_date] => 2004-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3789 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/030/07030497.pdf [firstpage_image] =>[orig_patent_app_number] => 10845887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664138 [patent_doc_number] => 07102222 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Conductive trace structure and semiconductor package having the conductive trace structure' [patent_app_type] => utility [patent_app_number] => 10/846427 [patent_app_country] => US [patent_app_date] => 2004-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3129 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102222.pdf [firstpage_image] =>[orig_patent_app_number] => 10846427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7407629 [patent_doc_number] => 20040227253 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Flip chip package, circuit board thereof and packaging method thereof' [patent_app_type] => new [patent_app_number] => 10/839157 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3423 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227253.pdf [firstpage_image] =>[orig_patent_app_number] => 10839157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 703152 [patent_doc_number] => 07064424 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-20 [patent_title] => 'Optical surface mount technology package' [patent_app_type] => utility [patent_app_number] => 10/841897 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 1215 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/064/07064424.pdf [firstpage_image] =>[orig_patent_app_number] => 10841897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 721351 [patent_doc_number] => 07049704 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-23 [patent_title] => 'Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board' [patent_app_type] => utility [patent_app_number] => 10/840017 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4329 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/049/07049704.pdf [firstpage_image] =>[orig_patent_app_number] => 10840017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 616825 [patent_doc_number] => 07145238 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-05 [patent_title] => 'Semiconductor package and substrate having multi-level vias' [patent_app_type] => utility [patent_app_number] => 10/839647 [patent_app_country] => US [patent_app_date] => 2004-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 2635 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145238.pdf [firstpage_image] =>[orig_patent_app_number] => 10839647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 634569 [patent_doc_number] => 07129569 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'Large die package structures and fabrication method therefor' [patent_app_type] => utility [patent_app_number] => 10/837347 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3577 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/129/07129569.pdf [firstpage_image] =>[orig_patent_app_number] => 10837347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7273083 [patent_doc_number] => 20040232534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Packaging component and semiconductor package' [patent_app_type] => new [patent_app_number] => 10/835007 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 11164 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232534.pdf [firstpage_image] =>[orig_patent_app_number] => 10835007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7404409 [patent_doc_number] => 20040262645 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Radio frequency microelectromechanical systems (MEMS) devices on low-temperature co-fired ceramic (LTCC) substrates' [patent_app_type] => new [patent_app_number] => 10/835590 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 18097 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20040262645.pdf [firstpage_image] =>[orig_patent_app_number] => 10835590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 637784 [patent_doc_number] => 07125745 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-24 [patent_title] => 'Multi-chip package substrate for flip-chip and wire bonding' [patent_app_type] => utility [patent_app_number] => 10/833087 [patent_app_country] => US [patent_app_date] => 2004-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2461 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/125/07125745.pdf [firstpage_image] =>[orig_patent_app_number] => 10833087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 655815 [patent_doc_number] => 07109571 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-19 [patent_title] => 'Method of forming a hermetic seal for silicon die with metal feed through structure' [patent_app_type] => utility [patent_app_number] => 10/832786 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 28 [patent_no_of_words] => 4358 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/109/07109571.pdf [firstpage_image] =>[orig_patent_app_number] => 10832786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 979378 [patent_doc_number] => 06930384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'Tape carrier package' [patent_app_type] => utility [patent_app_number] => 10/831340 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3353 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930384.pdf [firstpage_image] =>[orig_patent_app_number] => 10831340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7348897 [patent_doc_number] => 20040248342 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Method for packaging integrated circuit chips' [patent_app_type] => new [patent_app_number] => 10/823877 [patent_app_country] => US [patent_app_date] => 2004-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2709 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20040248342.pdf [firstpage_image] =>[orig_patent_app_number] => 10823877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6949856 [patent_doc_number] => 20050224950 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Integrated circuit adapted for ECO and FIB debug' [patent_app_type] => utility [patent_app_number] => 10/824267 [patent_app_country] => US [patent_app_date] => 2004-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2123 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20050224950.pdf [firstpage_image] =>[orig_patent_app_number] => 10824267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7406491 [patent_doc_number] => 20040227089 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Terahertz frequency band wavelength selector' [patent_app_type] => new [patent_app_number] => 10/820517 [patent_app_country] => US [patent_app_date] => 2004-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5680 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227089.pdf [firstpage_image] =>[orig_patent_app_number] => 10820517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 500167 [patent_doc_number] => 07205191 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-17 [patent_title] => 'Semiconductor integrated circuit and method of designing the same' [patent_app_type] => utility [patent_app_number] => 10/817817 [patent_app_country] => US [patent_app_date] => 2004-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6828 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/205/07205191.pdf [firstpage_image] =>[orig_patent_app_number] => 10817817 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 717156 [patent_doc_number] => 07053469 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-30 [patent_title] => 'Leadless semiconductor package and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/811857 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2319 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/053/07053469.pdf [firstpage_image] =>[orig_patent_app_number] => 10811857 [rel_patent_id] =>[rel_patent_doc_number] =>)