Roy Karl Potter

Array ( [id] => 1231636 [patent_doc_number] => 06688584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-10 [patent_title] => 'Compound structure for reduced contact resistance' [patent_app_type] => B2 [patent_app_number] => 09/858617 [patent_app_country] => US [patent_app_date] => 2001-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 8597 [patent_no_of_claims] => 88 [patent_no_of_ind_claims] => 37 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/688/06688584.pdf [firstpage_image] =>[orig_patent_app_number] => 09858617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6880266 [patent_doc_number] => 20010031553 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'Leads under chip in conventional IC package' [patent_app_type] => new [patent_app_number] => 09/852868 [patent_app_country] => US [patent_app_date] => 2001-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4514 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20010031553.pdf [firstpage_image] =>[orig_patent_app_number] => 09852868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6044416 [patent_doc_number] => 20020167071 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-14 [patent_title] => 'Guard ring for protecting integrated circuits' [patent_app_type] => new [patent_app_number] => 09/851577 [patent_app_country] => US [patent_app_date] => 2001-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2480 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20020167071.pdf [firstpage_image] =>[orig_patent_app_number] => 09851577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1120924 [patent_doc_number] => 06798059 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-28 [patent_title] => 'Multilayer electronic part, its manufacturing method, two-dimensionally arrayed element packaging structure, and its manufacturing method' [patent_app_type] => B1 [patent_app_number] => 09/830127 [patent_app_country] => US [patent_app_date] => 2001-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 6170 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/798/06798059.pdf [firstpage_image] =>[orig_patent_app_number] => 09830127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5997154 [patent_doc_number] => 20020027266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/811467 [patent_app_country] => US [patent_app_date] => 2001-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 12559 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027266.pdf [firstpage_image] =>[orig_patent_app_number] => 09811467 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459933 [patent_doc_number] => 06426550 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-30 [patent_title] => 'Interleaved signal trace routing' [patent_app_type] => B2 [patent_app_number] => 09/805862 [patent_app_country] => US [patent_app_date] => 2001-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3065 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426550.pdf [firstpage_image] =>[orig_patent_app_number] => 09805862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5885896 [patent_doc_number] => 20020011677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-31 [patent_title] => 'Semiconductor device and method of making the same' [patent_app_type] => new [patent_app_number] => 09/803947 [patent_app_country] => US [patent_app_date] => 2001-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5417 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20020011677.pdf [firstpage_image] =>[orig_patent_app_number] => 09803947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416223 [patent_doc_number] => 06518161 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Method for manufacturing a dual chip in package with a flip chip die mounted on a wire bonded die' [patent_app_type] => B1 [patent_app_number] => 09/801007 [patent_app_country] => US [patent_app_date] => 2001-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 1725 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518161.pdf [firstpage_image] =>[orig_patent_app_number] => 09801007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1254450 [patent_doc_number] => 06670720 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-30 [patent_title] => 'Semiconductor chip package with alignment structure' [patent_app_type] => B2 [patent_app_number] => 09/799179 [patent_app_country] => US [patent_app_date] => 2001-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3782 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670720.pdf [firstpage_image] =>[orig_patent_app_number] => 09799179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6946699 [patent_doc_number] => 20010020549 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-13 [patent_title] => 'Wiring board, semiconductor device and production methods thereof' [patent_app_type] => new [patent_app_number] => 09/797887 [patent_app_country] => US [patent_app_date] => 2001-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5968 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20010020549.pdf [firstpage_image] =>[orig_patent_app_number] => 09797887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5918090 [patent_doc_number] => 20020113310 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'CONDUCTING LINE OF SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF USING ALUMINUM OXIDE LAYER AS HARD MASK' [patent_app_type] => new [patent_app_number] => 09/794617 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4339 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20020113310.pdf [firstpage_image] =>[orig_patent_app_number] => 09794617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1404153 [patent_doc_number] => 06541855 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-01 [patent_title] => 'Printed board unit' [patent_app_type] => B2 [patent_app_number] => 09/790697 [patent_app_country] => US [patent_app_date] => 2001-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 6112 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541855.pdf [firstpage_image] =>[orig_patent_app_number] => 09790697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6891224 [patent_doc_number] => 20010017386 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-30 [patent_title] => 'Memory configuration and method for reading a state from and storing a state in a ferroelectric transistor' [patent_app_type] => new [patent_app_number] => 09/783187 [patent_app_country] => US [patent_app_date] => 2001-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4426 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20010017386.pdf [firstpage_image] =>[orig_patent_app_number] => 09783187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6883959 [patent_doc_number] => 20010038114 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Semiconductor integrated circuit device and the method of producing the same' [patent_app_type] => new [patent_app_number] => 09/775547 [patent_app_country] => US [patent_app_date] => 2001-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 50 [patent_no_of_words] => 16624 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20010038114.pdf [firstpage_image] =>[orig_patent_app_number] => 09775547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1476378 [patent_doc_number] => 06388313 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Multi-chip module' [patent_app_type] => B1 [patent_app_number] => 09/774227 [patent_app_country] => US [patent_app_date] => 2001-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4386 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388313.pdf [firstpage_image] =>[orig_patent_app_number] => 09774227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5982094 [patent_doc_number] => 20020096780 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-25 [patent_title] => 'STRUCTURE OF STACKED INTEGRATED CIRCUITS AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => new [patent_app_number] => 09/768987 [patent_app_country] => US [patent_app_date] => 2001-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1730 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20020096780.pdf [firstpage_image] =>[orig_patent_app_number] => 09768987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1554680 [patent_doc_number] => 06348726 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Multi row leadless leadframe package' [patent_app_type] => B1 [patent_app_number] => 09/766037 [patent_app_country] => US [patent_app_date] => 2001-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2466 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348726.pdf [firstpage_image] =>[orig_patent_app_number] => 09766037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1585607 [patent_doc_number] => 06358838 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-03-19 [patent_title] => 'Semiconductor device and process for producing the same' [patent_app_type] => B2 [patent_app_number] => 09/760777 [patent_app_country] => US [patent_app_date] => 2001-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 41 [patent_no_of_words] => 7809 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/358/06358838.pdf [firstpage_image] =>[orig_patent_app_number] => 09760777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597156 [patent_doc_number] => 06384470 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-05-07 [patent_title] => 'Contact terminal element, contact terminal device' [patent_app_type] => B2 [patent_app_number] => 09/759357 [patent_app_country] => US [patent_app_date] => 2001-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 4189 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384470.pdf [firstpage_image] =>[orig_patent_app_number] => 09759357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603247 [patent_doc_number] => 06433427 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Wafer level package incorporating dual stress buffer layers for I/O redistribution and method for fabrication' [patent_app_type] => B1 [patent_app_number] => 09/761487 [patent_app_country] => US [patent_app_date] => 2001-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 25 [patent_no_of_words] => 6293 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433427.pdf [firstpage_image] =>[orig_patent_app_number] => 09761487 [rel_patent_id] =>[rel_patent_doc_number] =>)