Roy Karl Potter

Array ( [id] => 1495446 [patent_doc_number] => 06342710 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/521957 [patent_app_country] => US [patent_app_date] => 2000-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 26 [patent_no_of_words] => 11882 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342710.pdf [firstpage_image] =>[orig_patent_app_number] => 09521957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1115590 [patent_doc_number] => 06800533 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-05 [patent_title] => 'Integrated vertical spiral inductor on semiconductor material' [patent_app_type] => B1 [patent_app_number] => 09/519427 [patent_app_country] => US [patent_app_date] => 2000-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 7530 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/800/06800533.pdf [firstpage_image] =>[orig_patent_app_number] => 09519427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1368260 [patent_doc_number] => RE038043 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2003-03-25 [patent_title] => 'Lead frame' [patent_app_type] => E1 [patent_app_number] => 09/517748 [patent_app_country] => US [patent_app_date] => 2000-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 39 [patent_no_of_words] => 5380 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/038/RE038043.pdf [firstpage_image] =>[orig_patent_app_number] => 09517748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1554708 [patent_doc_number] => 06348737 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Metallic interlocking structure' [patent_app_type] => B1 [patent_app_number] => 09/517847 [patent_app_country] => US [patent_app_date] => 2000-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 4590 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348737.pdf [firstpage_image] =>[orig_patent_app_number] => 09517847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1210820 [patent_doc_number] => 06713789 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-30 [patent_title] => 'Group III nitride compound semiconductor device and method of producing the same' [patent_app_type] => B1 [patent_app_number] => 09/516177 [patent_app_country] => US [patent_app_date] => 2000-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 8924 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/713/06713789.pdf [firstpage_image] =>[orig_patent_app_number] => 09516177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1534659 [patent_doc_number] => 06410983 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Semiconductor device having a plurality of multi-chip modules interconnected by a wiring board having an interface LSI chip' [patent_app_type] => B1 [patent_app_number] => 09/512657 [patent_app_country] => US [patent_app_date] => 2000-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 6221 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/410/06410983.pdf [firstpage_image] =>[orig_patent_app_number] => 09512657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1583115 [patent_doc_number] => 06424049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Semiconductor device having chip-on-chip structure and semiconductor chip used therefor' [patent_app_type] => B1 [patent_app_number] => 09/511107 [patent_app_country] => US [patent_app_date] => 2000-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4288 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/424/06424049.pdf [firstpage_image] =>[orig_patent_app_number] => 09511107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1387172 [patent_doc_number] => 06555908 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Compliant, solderable input/output bump structures' [patent_app_type] => B1 [patent_app_number] => 09/501177 [patent_app_country] => US [patent_app_date] => 2000-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 55 [patent_no_of_words] => 11043 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555908.pdf [firstpage_image] =>[orig_patent_app_number] => 09501177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1497101 [patent_doc_number] => 06404040 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Semiconductor device with metal peripheral area' [patent_app_type] => B1 [patent_app_number] => 09/497157 [patent_app_country] => US [patent_app_date] => 2000-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 3558 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/404/06404040.pdf [firstpage_image] =>[orig_patent_app_number] => 09497157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522323 [patent_doc_number] => 06414389 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Alignment pedestals in an LDMOS power package' [patent_app_type] => B1 [patent_app_number] => 09/493297 [patent_app_country] => US [patent_app_date] => 2000-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 20 [patent_no_of_words] => 3295 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414389.pdf [firstpage_image] =>[orig_patent_app_number] => 09493297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522340 [patent_doc_number] => 06414396 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Package for stacked integrated circuits' [patent_app_type] => B1 [patent_app_number] => 09/490317 [patent_app_country] => US [patent_app_date] => 2000-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4626 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414396.pdf [firstpage_image] =>[orig_patent_app_number] => 09490317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1587958 [patent_doc_number] => 06359341 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Ball grid array integrated circuit package structure' [patent_app_type] => B1 [patent_app_number] => 09/489167 [patent_app_country] => US [patent_app_date] => 2000-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4075 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359341.pdf [firstpage_image] =>[orig_patent_app_number] => 09489167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1568491 [patent_doc_number] => 06376916 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Tape carrier for BGA and semiconductor device using the same' [patent_app_type] => B1 [patent_app_number] => 09/488507 [patent_app_country] => US [patent_app_date] => 2000-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 25 [patent_no_of_words] => 5149 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376916.pdf [firstpage_image] =>[orig_patent_app_number] => 09488507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645227 [patent_doc_number] => 06472745 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'Semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/482337 [patent_app_country] => US [patent_app_date] => 2000-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6301 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472745.pdf [firstpage_image] =>[orig_patent_app_number] => 09482337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645239 [patent_doc_number] => 06472733 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'Electronic circuit support comprising tear resistant means' [patent_app_type] => B1 [patent_app_number] => 09/462787 [patent_app_country] => US [patent_app_date] => 2000-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2507 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472733.pdf [firstpage_image] =>[orig_patent_app_number] => 09462787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1448118 [patent_doc_number] => 06369443 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Semiconductor device with stacked vias' [patent_app_type] => B1 [patent_app_number] => 09/481687 [patent_app_country] => US [patent_app_date] => 2000-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3714 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/369/06369443.pdf [firstpage_image] =>[orig_patent_app_number] => 09481687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387616 [patent_doc_number] => 06294833 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Semiconductor device and fabrication process thereof' [patent_app_type] => 1 [patent_app_number] => 9/481885 [patent_app_country] => US [patent_app_date] => 2000-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 23 [patent_no_of_words] => 6618 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294833.pdf [firstpage_image] =>[orig_patent_app_number] => 481885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1380533 [patent_doc_number] => 06563215 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-13 [patent_title] => 'Silicon carbide interconnect for semiconductor components and method of fabrication' [patent_app_type] => B1 [patent_app_number] => 09/480027 [patent_app_country] => US [patent_app_date] => 2000-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 9942 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/563/06563215.pdf [firstpage_image] =>[orig_patent_app_number] => 09480027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516225 [patent_doc_number] => 06420782 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Vertical ball grid array integrated circuit package' [patent_app_type] => B1 [patent_app_number] => 09/478917 [patent_app_country] => US [patent_app_date] => 2000-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 6401 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420782.pdf [firstpage_image] =>[orig_patent_app_number] => 09478917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1595673 [patent_doc_number] => 06492253 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-10 [patent_title] => 'Method for programming a substrate for array-type packages' [patent_app_type] => B1 [patent_app_number] => 09/477306 [patent_app_country] => US [patent_app_date] => 2000-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2986 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/492/06492253.pdf [firstpage_image] =>[orig_patent_app_number] => 09477306 [rel_patent_id] =>[rel_patent_doc_number] =>)