Rupal Dharia

Array ( [id] => 4040404 [patent_doc_number] => 05884055 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Method and apparatus including a shared resource and multiple processors running a common control program accessing the shared resource' [patent_app_type] => 1 [patent_app_number] => 8/753673 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 35 [patent_no_of_words] => 21715 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/884/05884055.pdf [firstpage_image] =>[orig_patent_app_number] => 753673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3983943 [patent_doc_number] => 05887148 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'System for supporting a buffer memory wherein data is stored in multiple data widths based upon a switch interface for detecting the different bus sizes' [patent_app_type] => 1 [patent_app_number] => 8/757252 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5552 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/887/05887148.pdf [firstpage_image] =>[orig_patent_app_number] => 757252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4151656 [patent_doc_number] => 06122444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Method and apparatus for manipulation of digital data in multiple parallel but incongruent buffers' [patent_app_type] => 1 [patent_app_number] => 8/758232 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4571 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/122/06122444.pdf [firstpage_image] =>[orig_patent_app_number] => 758232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4023360 [patent_doc_number] => 05889969 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Logical bus structure including plural physical busses for a multiprocessor system with a multi-level cache memory structure' [patent_app_type] => 1 [patent_app_number] => 8/737951 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6272 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889969.pdf [firstpage_image] =>[orig_patent_app_number] => 737951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580263 [patent_doc_number] => 06470409 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Interface system having a programmable number of channels and methods of implementing same' [patent_app_type] => B1 [patent_app_number] => 08/757035 [patent_app_country] => US [patent_app_date] => 1996-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 11443 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/470/06470409.pdf [firstpage_image] =>[orig_patent_app_number] => 08757035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4081305 [patent_doc_number] => 05867671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Virtual device for performing an operation in response to a SCSI command different than the operation of a SCSI device responding to the SCSI command' [patent_app_type] => 1 [patent_app_number] => 8/752765 [patent_app_country] => US [patent_app_date] => 1996-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2099 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867671.pdf [firstpage_image] =>[orig_patent_app_number] => 752765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070095 [patent_doc_number] => 05864686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Method for dynamic address coding for memory mapped commands directed to a system bus and/or secondary bused' [patent_app_type] => 1 [patent_app_number] => 8/751351 [patent_app_country] => US [patent_app_date] => 1996-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2978 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864686.pdf [firstpage_image] =>[orig_patent_app_number] => 751351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4047776 [patent_doc_number] => 05857085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Interface device for XT/AT system devices on high speed local bus' [patent_app_type] => 1 [patent_app_number] => 8/746645 [patent_app_country] => US [patent_app_date] => 1996-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5611 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/857/05857085.pdf [firstpage_image] =>[orig_patent_app_number] => 746645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3918662 [patent_doc_number] => 05898848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Inter-chip bus structure for moving multiple isochronous data streams between integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/734754 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 15203 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898848.pdf [firstpage_image] =>[orig_patent_app_number] => 734754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3897301 [patent_doc_number] => 05805845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Method for loading memory with program and data information from PC memory across a bridging bus' [patent_app_type] => 1 [patent_app_number] => 8/731852 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 15198 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 315 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/805/05805845.pdf [firstpage_image] =>[orig_patent_app_number] => 731852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3826202 [patent_doc_number] => 05832242 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Inter-chip bus with equal access between masters without arbitration' [patent_app_type] => 1 [patent_app_number] => 8/731851 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 15049 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/832/05832242.pdf [firstpage_image] =>[orig_patent_app_number] => 731851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224340 [patent_doc_number] => 06079022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Method and apparatus for dynamically adjusting the clock speed of a bus depending on bus activity' [patent_app_type] => 1 [patent_app_number] => 8/728716 [patent_app_country] => US [patent_app_date] => 1996-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4209 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 428 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/079/06079022.pdf [firstpage_image] =>[orig_patent_app_number] => 728716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4081335 [patent_doc_number] => 05867673 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Universal operator station module for a distributed process control system' [patent_app_type] => 1 [patent_app_number] => 8/727724 [patent_app_country] => US [patent_app_date] => 1996-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5173 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867673.pdf [firstpage_image] =>[orig_patent_app_number] => 727724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3936003 [patent_doc_number] => 05915119 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Proxy terminal for network controlling of power managed user terminals in suspend mode' [patent_app_type] => 1 [patent_app_number] => 8/724653 [patent_app_country] => US [patent_app_date] => 1996-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3812 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/915/05915119.pdf [firstpage_image] =>[orig_patent_app_number] => 724653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3779344 [patent_doc_number] => 05845138 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'CPU power management in non-APM systems' [patent_app_type] => 1 [patent_app_number] => 8/723745 [patent_app_country] => US [patent_app_date] => 1996-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2500 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/845/05845138.pdf [firstpage_image] =>[orig_patent_app_number] => 723745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026033 [patent_doc_number] => 05941970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Address/data queuing arrangement and method for providing high data through-put across bus bridge' [patent_app_type] => 1 [patent_app_number] => 8/721252 [patent_app_country] => US [patent_app_date] => 1996-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7706 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/941/05941970.pdf [firstpage_image] =>[orig_patent_app_number] => 721252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4237163 [patent_doc_number] => 06112273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method and apparatus for handling system management interrupts (SMI) as well as, ordinary interrupts of peripherals such as PCMCIA cards' [patent_app_type] => 1 [patent_app_number] => 8/719599 [patent_app_country] => US [patent_app_date] => 1996-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 73 [patent_no_of_words] => 92554 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112273.pdf [firstpage_image] =>[orig_patent_app_number] => 719599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4008549 [patent_doc_number] => 05892955 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Control of a multi-user disk storage system' [patent_app_type] => 1 [patent_app_number] => 8/710745 [patent_app_country] => US [patent_app_date] => 1996-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3719 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892955.pdf [firstpage_image] =>[orig_patent_app_number] => 710745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6935449 [patent_doc_number] => 20010056515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-27 [patent_title] => 'METHOD AND APPARATUS FOR BUS/ARBITRATION WITH WEIGHTED BANDWIDTH ALLOCATION' [patent_app_type] => new [patent_app_number] => 08/715946 [patent_app_country] => US [patent_app_date] => 1996-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6837 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20010056515.pdf [firstpage_image] =>[orig_patent_app_number] => 08715946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4199735 [patent_doc_number] => 06021455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Method and system for arbitrating a bus according to the status of a buffer and destination information' [patent_app_type] => 1 [patent_app_number] => 8/708324 [patent_app_country] => US [patent_app_date] => 1996-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10164 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/021/06021455.pdf [firstpage_image] =>[orig_patent_app_number] => 708324 [rel_patent_id] =>[rel_patent_doc_number] =>)