| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3917921
[patent_doc_number] => 05913924
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-22
[patent_title] => 'Use of a stored signal to switch between memory banks'
[patent_app_type] => 1
[patent_app_number] => 8/574534
[patent_app_country] => US
[patent_app_date] => 1995-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5385
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/913/05913924.pdf
[firstpage_image] =>[orig_patent_app_number] => 574534
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/574534 | Use of a stored signal to switch between memory banks | Dec 18, 1995 | Issued |
Array
(
[id] => 3824716
[patent_doc_number] => 05710890
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-20
[patent_title] => 'Method and device for the transmission of data on a bus'
[patent_app_type] => 1
[patent_app_number] => 8/573853
[patent_app_country] => US
[patent_app_date] => 1995-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5335
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/710/05710890.pdf
[firstpage_image] =>[orig_patent_app_number] => 573853
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/573853 | Method and device for the transmission of data on a bus | Dec 17, 1995 | Issued |
Array
(
[id] => 3788802
[patent_doc_number] => 05774736
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-30
[patent_title] => 'Redundant CPU power system'
[patent_app_type] => 1
[patent_app_number] => 8/572794
[patent_app_country] => US
[patent_app_date] => 1995-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 15229
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/774/05774736.pdf
[firstpage_image] =>[orig_patent_app_number] => 572794
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/572794 | Redundant CPU power system | Dec 14, 1995 | Issued |
Array
(
[id] => 3734471
[patent_doc_number] => 05682509
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Bus interface to a RAID architecture'
[patent_app_type] => 1
[patent_app_number] => 8/571386
[patent_app_country] => US
[patent_app_date] => 1995-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 7928
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682509.pdf
[firstpage_image] =>[orig_patent_app_number] => 571386
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/571386 | Bus interface to a RAID architecture | Dec 12, 1995 | Issued |
Array
(
[id] => 1068373
[patent_doc_number] => 06848054
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-01-25
[patent_title] => 'Real-time computer thermal management and power conservation'
[patent_app_type] => utility
[patent_app_number] => 08/572202
[patent_app_country] => US
[patent_app_date] => 1995-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 12014
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/848/06848054.pdf
[firstpage_image] =>[orig_patent_app_number] => 08572202
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/572202 | Real-time computer thermal management and power conservation | Dec 12, 1995 | Issued |
Array
(
[id] => 3700921
[patent_doc_number] => 05664125
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-02
[patent_title] => 'PCMCIA interface system with adjacently aligned cable to prevent crosstalk'
[patent_app_type] => 1
[patent_app_number] => 8/567889
[patent_app_country] => US
[patent_app_date] => 1995-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 3836
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/664/05664125.pdf
[firstpage_image] =>[orig_patent_app_number] => 567889
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/567889 | PCMCIA interface system with adjacently aligned cable to prevent crosstalk | Dec 7, 1995 | Issued |
Array
(
[id] => 3785327
[patent_doc_number] => 05734911
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Method of linking peripheral devices all of which use the same IRQ to a single interrupt procedure'
[patent_app_type] => 1
[patent_app_number] => 8/569601
[patent_app_country] => US
[patent_app_date] => 1995-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4252
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734911.pdf
[firstpage_image] =>[orig_patent_app_number] => 569601
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/569601 | Method of linking peripheral devices all of which use the same IRQ to a single interrupt procedure | Dec 7, 1995 | Issued |
| 08/566505 | METHOD AND APPARATUS FOR ELIMINATING ELECTROMAGNETIC INTERFERENCE AND NOISE CAUSED BY ALL UNNECESSARY SWITCHING/TOGGING OF BUS SIGNALS | Dec 3, 1995 | Abandoned |
Array
(
[id] => 4081979
[patent_doc_number] => 05867718
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-02
[patent_title] => 'Method and apparatus for waking up a computer system via a parallel port'
[patent_app_type] => 1
[patent_app_number] => 8/564952
[patent_app_country] => US
[patent_app_date] => 1995-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2262
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/867/05867718.pdf
[firstpage_image] =>[orig_patent_app_number] => 564952
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/564952 | Method and apparatus for waking up a computer system via a parallel port | Nov 28, 1995 | Issued |
Array
(
[id] => 3755582
[patent_doc_number] => 05787261
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-28
[patent_title] => 'Data transfer system, computer system and active-line inserted/withdrawn functional circuit board'
[patent_app_type] => 1
[patent_app_number] => 8/563106
[patent_app_country] => US
[patent_app_date] => 1995-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 10215
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/787/05787261.pdf
[firstpage_image] =>[orig_patent_app_number] => 563106
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/563106 | Data transfer system, computer system and active-line inserted/withdrawn functional circuit board | Nov 26, 1995 | Issued |
Array
(
[id] => 3966917
[patent_doc_number] => 05983298
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Industrial controller permitting removal and insertion of circuit cards while under power'
[patent_app_type] => 1
[patent_app_number] => 8/561506
[patent_app_country] => US
[patent_app_date] => 1995-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 8315
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983298.pdf
[firstpage_image] =>[orig_patent_app_number] => 561506
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/561506 | Industrial controller permitting removal and insertion of circuit cards while under power | Nov 19, 1995 | Issued |
Array
(
[id] => 3918278
[patent_doc_number] => 05751978
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-12
[patent_title] => 'Multi-purpose peripheral bus driver apparatus and method'
[patent_app_type] => 1
[patent_app_number] => 8/557401
[patent_app_country] => US
[patent_app_date] => 1995-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6586
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/751/05751978.pdf
[firstpage_image] =>[orig_patent_app_number] => 557401
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/557401 | Multi-purpose peripheral bus driver apparatus and method | Nov 12, 1995 | Issued |
Array
(
[id] => 3803267
[patent_doc_number] => 05822596
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-13
[patent_title] => 'Controlling power up using clock gating'
[patent_app_type] => 1
[patent_app_number] => 8/554206
[patent_app_country] => US
[patent_app_date] => 1995-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4306
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/822/05822596.pdf
[firstpage_image] =>[orig_patent_app_number] => 554206
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/554206 | Controlling power up using clock gating | Nov 5, 1995 | Issued |
Array
(
[id] => 3677453
[patent_doc_number] => 05668957
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-16
[patent_title] => 'Method and apparatus for providing virtual DMA capability on an adapter connected to a computer system bus with no DMA support'
[patent_app_type] => 1
[patent_app_number] => 8/556773
[patent_app_country] => US
[patent_app_date] => 1995-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3734
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/668/05668957.pdf
[firstpage_image] =>[orig_patent_app_number] => 556773
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/556773 | Method and apparatus for providing virtual DMA capability on an adapter connected to a computer system bus with no DMA support | Nov 1, 1995 | Issued |
Array
(
[id] => 4381048
[patent_doc_number] => 06256696
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'Information processing system comprising at least two processors'
[patent_app_type] => 1
[patent_app_number] => 8/548113
[patent_app_country] => US
[patent_app_date] => 1995-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5086
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/256/06256696.pdf
[firstpage_image] =>[orig_patent_app_number] => 548113
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/548113 | Information processing system comprising at least two processors | Oct 24, 1995 | Issued |
Array
(
[id] => 3898362
[patent_doc_number] => 05748924
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-05
[patent_title] => 'Method and apparatus for transferring data from SCSI bus to serial device and from serial device to SCSI bus'
[patent_app_type] => 1
[patent_app_number] => 8/544275
[patent_app_country] => US
[patent_app_date] => 1995-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2884
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/748/05748924.pdf
[firstpage_image] =>[orig_patent_app_number] => 544275
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/544275 | Method and apparatus for transferring data from SCSI bus to serial device and from serial device to SCSI bus | Oct 16, 1995 | Issued |
Array
(
[id] => 3895019
[patent_doc_number] => 05764999
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-09
[patent_title] => 'Enhanced system management mode with nesting'
[patent_app_type] => 1
[patent_app_number] => 8/541359
[patent_app_country] => US
[patent_app_date] => 1995-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 9348
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/764/05764999.pdf
[firstpage_image] =>[orig_patent_app_number] => 541359
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/541359 | Enhanced system management mode with nesting | Oct 9, 1995 | Issued |
| 08/535765 | METHOD AND AN APPARATUS FOR MINIMIZING PERTURBATION WHILE MONITORING PARALLEL APPLICATIONS | Sep 27, 1995 | Abandoned |
Array
(
[id] => 3699995
[patent_doc_number] => 05696910
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-09
[patent_title] => 'Method and apparatus for tracking transactions in a pipelined bus'
[patent_app_type] => 1
[patent_app_number] => 8/533919
[patent_app_country] => US
[patent_app_date] => 1995-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8208
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/696/05696910.pdf
[firstpage_image] =>[orig_patent_app_number] => 533919
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/533919 | Method and apparatus for tracking transactions in a pipelined bus | Sep 25, 1995 | Issued |
Array
(
[id] => 3898250
[patent_doc_number] => 05748916
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-05
[patent_title] => 'VXIbus device which intelligently monitors bus conditions and begins early cycles for improved performance'
[patent_app_type] => 1
[patent_app_number] => 8/529692
[patent_app_country] => US
[patent_app_date] => 1995-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5409
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/748/05748916.pdf
[firstpage_image] =>[orig_patent_app_number] => 529692
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/529692 | VXIbus device which intelligently monitors bus conditions and begins early cycles for improved performance | Sep 17, 1995 | Issued |