
Russell G. Fiebig
Examiner (ID: 12060)
| Most Active Art Unit | 1655 |
| Art Unit(s) | 1655 |
| Total Applications | 1080 |
| Issued Applications | 640 |
| Pending Applications | 103 |
| Abandoned Applications | 374 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15012349
[patent_doc_number] => 10452313
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Apparatuses and methods for multiple address registers for a solid state device
[patent_app_type] => utility
[patent_app_number] => 16/174631
[patent_app_country] => US
[patent_app_date] => 2018-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6000
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16174631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/174631 | Apparatuses and methods for multiple address registers for a solid state device | Oct 29, 2018 | Issued |
Array
(
[id] => 15012349
[patent_doc_number] => 10452313
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Apparatuses and methods for multiple address registers for a solid state device
[patent_app_type] => utility
[patent_app_number] => 16/174631
[patent_app_country] => US
[patent_app_date] => 2018-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6000
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16174631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/174631 | Apparatuses and methods for multiple address registers for a solid state device | Oct 29, 2018 | Issued |
Array
(
[id] => 14188765
[patent_doc_number] => 20190114088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => SHARED LIBRARY IN A DATA STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/155713
[patent_app_country] => US
[patent_app_date] => 2018-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16155713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/155713 | SHARED LIBRARY IN A DATA STORAGE SYSTEM | Oct 8, 2018 | Abandoned |
Array
(
[id] => 13569179
[patent_doc_number] => 20180336137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => CONTROLLED CACHE INJECTION OF INCOMING DATA
[patent_app_type] => utility
[patent_app_number] => 16/046396
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046396 | Controlled cache injection of incoming data | Jul 25, 2018 | Issued |
Array
(
[id] => 13906471
[patent_doc_number] => 20190042440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => OBJECT STORAGE SYSTEM WITH MULTI-LEVEL HASHING FUNCTION FOR STORAGE ADDRESS DETERMINATION
[patent_app_type] => utility
[patent_app_number] => 15/940961
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940961
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940961 | Object storage system with multi-level hashing function for storage address determination | Mar 28, 2018 | Issued |
Array
(
[id] => 16535285
[patent_doc_number] => 10877886
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Storing cache lines in dedicated cache of an idle core
[patent_app_type] => utility
[patent_app_number] => 15/940712
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 14623
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940712
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940712 | Storing cache lines in dedicated cache of an idle core | Mar 28, 2018 | Issued |
Array
(
[id] => 13157813
[patent_doc_number] => 10095632
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-09
[patent_title] => Memory affinity management
[patent_app_type] => utility
[patent_app_number] => 15/905884
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9647
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 645
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15905884
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/905884 | Memory affinity management | Feb 26, 2018 | Issued |
Array
(
[id] => 12845377
[patent_doc_number] => 20180173632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => STORAGE DEVICE AND METHOD FOR CONTROLLING STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/899659
[patent_app_country] => US
[patent_app_date] => 2018-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15899659
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/899659 | STORAGE DEVICE AND METHOD FOR CONTROLLING STORAGE DEVICE | Feb 19, 2018 | Abandoned |
Array
(
[id] => 14657281
[patent_doc_number] => 20190235769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => DETERMINATION OF A MATCH BETWEEN DATA VALUES STORED BY THREE OR MORE ARRAYS
[patent_app_type] => utility
[patent_app_number] => 15/885383
[patent_app_country] => US
[patent_app_date] => 2018-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15885383
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/885383 | Determination of a match between data values stored by three or more arrays | Jan 30, 2018 | Issued |
Array
(
[id] => 17542815
[patent_doc_number] => 11307937
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-19
[patent_title] => Efficient space reclamation in deduplication systems
[patent_app_type] => utility
[patent_app_number] => 15/885323
[patent_app_country] => US
[patent_app_date] => 2018-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14217
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15885323
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/885323 | Efficient space reclamation in deduplication systems | Jan 30, 2018 | Issued |
Array
(
[id] => 13497053
[patent_doc_number] => 20180300069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => OBJECT SYNCHRONIZATION IN A CLUSTERED SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/883547
[patent_app_country] => US
[patent_app_date] => 2018-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 598
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883547
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/883547 | Object synchronization in a clustered system | Jan 29, 2018 | Issued |
Array
(
[id] => 12756022
[patent_doc_number] => 20180143841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => MEMORY INTERFACE INITIALIZATION WITH PRECESSOR IN RESET
[patent_app_type] => utility
[patent_app_number] => 15/874165
[patent_app_country] => US
[patent_app_date] => 2018-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5113
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15874165
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/874165 | Memory interface initialization with processor in reset | Jan 17, 2018 | Issued |
Array
(
[id] => 12687880
[patent_doc_number] => 20180121126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => MEMORY ACCESS SYSTEM AND METHOD
[patent_app_type] => utility
[patent_app_number] => 15/827746
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6668
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15827746
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/827746 | Memory access system and method | Nov 29, 2017 | Issued |
Array
(
[id] => 12262603
[patent_doc_number] => 20180081799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'MEMORY DEVICE AND NON-TRANSITORY COMPUTER READABLE RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 15/813967
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11054
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813967
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813967 | Memory device and non-transitory computer readable recording medium | Nov 14, 2017 | Issued |
Array
(
[id] => 13580083
[patent_doc_number] => 20180341590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => REDUCING CACHE THRASHING FOR COUNTS IN HOT CACHE LINES
[patent_app_type] => utility
[patent_app_number] => 15/810284
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15810284
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/810284 | Reducing cache thrashing for counts in hot cache lines | Nov 12, 2017 | Issued |
Array
(
[id] => 16171378
[patent_doc_number] => 10712942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Parallel update to maintain coherency
[patent_app_type] => utility
[patent_app_number] => 15/808436
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 11808
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15808436
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/808436 | Parallel update to maintain coherency | Nov 8, 2017 | Issued |
Array
(
[id] => 16565714
[patent_doc_number] => 10891082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Methods for accelerating compression and apparatuses using the same
[patent_app_type] => utility
[patent_app_number] => 15/797423
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5528
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797423
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797423 | Methods for accelerating compression and apparatuses using the same | Oct 29, 2017 | Issued |
Array
(
[id] => 16338032
[patent_doc_number] => 10788987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Data storage system employing service infrastructure for functional modules
[patent_app_type] => utility
[patent_app_number] => 15/797344
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3425
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797344
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797344 | Data storage system employing service infrastructure for functional modules | Oct 29, 2017 | Issued |
Array
(
[id] => 16942767
[patent_doc_number] => 11055006
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-06
[patent_title] => Virtual storage domain for a content addressable system
[patent_app_type] => utility
[patent_app_number] => 15/797324
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6084
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797324
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797324 | Virtual storage domain for a content addressable system | Oct 29, 2017 | Issued |
Array
(
[id] => 14235407
[patent_doc_number] => 20190129876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => DEVICES AND METHODS FOR DATA STORAGE MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 15/794013
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794013 | DEVICES AND METHODS FOR DATA STORAGE MANAGEMENT | Oct 25, 2017 | Abandoned |