
Russell G. Fiebig
Examiner (ID: 12060)
| Most Active Art Unit | 1655 |
| Art Unit(s) | 1655 |
| Total Applications | 1080 |
| Issued Applications | 640 |
| Pending Applications | 103 |
| Abandoned Applications | 374 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14234931
[patent_doc_number] => 20190129638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => Memory interface for a Secure NOR Flash Memory
[patent_app_type] => utility
[patent_app_number] => 15/794008
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794008
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794008 | Memory interface for a secure NOR flash memory | Oct 25, 2017 | Issued |
Array
(
[id] => 13627185
[patent_doc_number] => 20180365144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => ELECTRONIC COMPUTING DEVICE, METHOD FOR ADJUSTING THE TRIGGER MECHANISM OF A GARBAGE COLLECTION FUNCTION, AND NON-TRANSITORY COMPUTER READABLE STORAGE MEDIUM THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/794423
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794423
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794423 | Electronic computing device, method for adjusting the trigger mechanism of a garbage collection function, and non-transitory computer readable storage medium thereof | Oct 25, 2017 | Issued |
Array
(
[id] => 13361571
[patent_doc_number] => 20180232325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => MEMORY SYSTEM AND METHOD FOR OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/794085
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794085
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794085 | MEMORY SYSTEM AND METHOD FOR OPERATING THE SAME | Oct 25, 2017 | Abandoned |
Array
(
[id] => 13432331
[patent_doc_number] => 20180267708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => MEMORY SYSTEM AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/794122
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794122
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794122 | MEMORY SYSTEM AND OPERATING METHOD THEREOF | Oct 25, 2017 | Abandoned |
Array
(
[id] => 13875893
[patent_doc_number] => 20190034287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => DATA BACKUP METHOD, DATA RECOVERY METHOD AND STORAGE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 15/726353
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726353
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726353 | Data backup method, data recovery method and storage controller | Oct 4, 2017 | Issued |
Array
(
[id] => 13483263
[patent_doc_number] => 20180293174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => HYBRID LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR NON-VOLATILE STORAGE DEVICES WITH INTEGRATED COMPUTE MODULE
[patent_app_type] => utility
[patent_app_number] => 15/726313
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726313
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726313 | Hybrid logical to physical address translation for non-volatile storage devices with integrated compute module | Oct 4, 2017 | Issued |
Array
(
[id] => 15789169
[patent_doc_number] => 10628309
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-04-21
[patent_title] => Loading a serial presence detect table according to jumper settings
[patent_app_type] => utility
[patent_app_number] => 15/725981
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7281
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725981
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725981 | Loading a serial presence detect table according to jumper settings | Oct 4, 2017 | Issued |
Array
(
[id] => 13706699
[patent_doc_number] => 20170364304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => TRACKING HOT AREAS OF DISK DRIVE
[patent_app_type] => utility
[patent_app_number] => 15/697899
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697899
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697899 | TRACKING HOT AREAS OF DISK DRIVE | Sep 6, 2017 | Abandoned |
Array
(
[id] => 13992401
[patent_doc_number] => 20190065358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => Methods and Systems for Controlling Hardware Queues
[patent_app_type] => utility
[patent_app_number] => 15/685731
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685731
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685731 | Methods and systems for controlling hardware queues | Aug 23, 2017 | Issued |
Array
(
[id] => 16248421
[patent_doc_number] => 10747782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Efficient dual-objective cache
[patent_app_type] => utility
[patent_app_number] => 15/685489
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8475
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685489
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685489 | Efficient dual-objective cache | Aug 23, 2017 | Issued |
Array
(
[id] => 12221868
[patent_doc_number] => 20180060228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'STORAGE DEVICE THAT MAINTAINS MAPPING DATA THEREIN'
[patent_app_type] => utility
[patent_app_number] => 15/685269
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 10653
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685269
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685269 | Storage device that maintains mapping data therein | Aug 23, 2017 | Issued |
Array
(
[id] => 13992485
[patent_doc_number] => 20190065400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => APPARATUS AND METHOD FOR EFFICIENT UTILISATION OF AN ADDRESS TRANSLATION CACHE
[patent_app_type] => utility
[patent_app_number] => 15/685186
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685186
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685186 | Apparatus and method for efficient utilisation of an address translation cache | Aug 23, 2017 | Issued |
Array
(
[id] => 12234792
[patent_doc_number] => 20180067654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SHARED LIBRARY IN A DATA STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/682245
[patent_app_country] => US
[patent_app_date] => 2017-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 32395
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15682245
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/682245 | Shared library in a data storage system | Aug 20, 2017 | Issued |
Array
(
[id] => 13752615
[patent_doc_number] => 10169254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-01
[patent_title] => Increasing virtual-memory efficiencies
[patent_app_type] => utility
[patent_app_number] => 15/667540
[patent_app_country] => US
[patent_app_date] => 2017-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7143
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667540
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667540 | Increasing virtual-memory efficiencies | Aug 1, 2017 | Issued |
Array
(
[id] => 18838981
[patent_doc_number] => 11847052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Memory allocation apparatus and method
[patent_app_type] => utility
[patent_app_number] => 16/321063
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 3774
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 414
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16321063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/321063 | Memory allocation apparatus and method | Jul 27, 2017 | Issued |
Array
(
[id] => 15167557
[patent_doc_number] => 10489273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Reuse of a related thread's cache while recording a trace file of code execution
[patent_app_type] => utility
[patent_app_number] => 15/604408
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 24478
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604408 | Reuse of a related thread's cache while recording a trace file of code execution | May 23, 2017 | Issued |
Array
(
[id] => 13579731
[patent_doc_number] => 20180341414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => MANAGING DATA THROUGHPUT FOR SHARED STORAGE VOLUMES USING VARIABLE VOLATILITY
[patent_app_type] => utility
[patent_app_number] => 15/604077
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4791
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604077
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604077 | Managing data throughput for shared storage volumes using variable volatility | May 23, 2017 | Issued |
Array
(
[id] => 12665866
[patent_doc_number] => 20180113788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => FACILITATING RECORDING A TRACE FILE OF CODE EXECUTION USING INDEX BITS IN A PROCESSOR CACHE
[patent_app_type] => utility
[patent_app_number] => 15/604334
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604334
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604334 | Facilitating recording a trace file of code execution using index bits in a processor cache | May 23, 2017 | Issued |
Array
(
[id] => 13580099
[patent_doc_number] => 20180341598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => MEMORY AFFINITY MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 15/602381
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602381
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602381 | Memory affinity management | May 22, 2017 | Issued |
Array
(
[id] => 13580081
[patent_doc_number] => 20180341589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => REDUCING CACHE THRASHING FOR COUNTS IN HOT CACHE LINES
[patent_app_type] => utility
[patent_app_number] => 15/602897
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602897 | Reducing cache thrashing for counts in hot cache lines | May 22, 2017 | Issued |