
Ryan A. Dare
Examiner (ID: 18932, Phone: (571)272-4069 , Office: P/2136 )
| Most Active Art Unit | 2136 |
| Art Unit(s) | 2186, 2132, 2136 |
| Total Applications | 695 |
| Issued Applications | 488 |
| Pending Applications | 70 |
| Abandoned Applications | 150 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20035067
[patent_doc_number] => 20250173289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIe) DEVICE METHOD FOR DELAYING COMMAND OPERATIONS BASED ON GENERATED THROUGHPUT ANALYSIS INFORMATION
[patent_app_type] => utility
[patent_app_number] => 19/029531
[patent_app_country] => US
[patent_app_date] => 2025-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19029531
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/029531 | PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIe) DEVICE METHOD FOR DELAYING COMMAND OPERATIONS BASED ON GENERATED THROUGHPUT ANALYSIS INFORMATION | Jan 16, 2025 | Pending |
Array
(
[id] => 20017768
[patent_doc_number] => 20250155990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => PEN/TOUCH TABLET COMPUTER HAVING MULTIPLE OPERATION MODES AND METHOD FOR SWITCHING OPERATION MODES
[patent_app_type] => utility
[patent_app_number] => 19/022290
[patent_app_country] => US
[patent_app_date] => 2025-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19022290
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/022290 | PEN/TOUCH TABLET COMPUTER HAVING MULTIPLE OPERATION MODES AND METHOD FOR SWITCHING OPERATION MODES | Jan 14, 2025 | Pending |
Array
(
[id] => 20043193
[patent_doc_number] => 20250181415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => Automated Infrastructure Management for Computer Systems Based on System Rules, Templates, and System State with Deployment of Computing Environments
[patent_app_type] => utility
[patent_app_number] => 19/020850
[patent_app_country] => US
[patent_app_date] => 2025-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40188
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19020850
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/020850 | Automated Infrastructure Management for Computer Systems Based on System Rules, Templates, and System State with Deployment of Computing Environments | Jan 13, 2025 | Pending |
Array
(
[id] => 20000823
[patent_doc_number] => 20250139045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => SMART CONNECTOR UNIT AND METHOD FOR AN IO-LINK SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/010271
[patent_app_country] => US
[patent_app_date] => 2025-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19010271
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/010271 | SMART CONNECTOR UNIT AND METHOD FOR AN IO-LINK SYSTEM | Jan 5, 2025 | Pending |
Array
(
[id] => 20095157
[patent_doc_number] => 20250225093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-10
[patent_title] => ROUND ROBIN BUS ARBITRATION WITH CONTROL VECTORS AND INCREMENT AND DECREMENT FUNCTIONS
[patent_app_type] => utility
[patent_app_number] => 19/008737
[patent_app_country] => US
[patent_app_date] => 2025-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19008737
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/008737 | ROUND ROBIN BUS ARBITRATION WITH CONTROL VECTORS AND INCREMENT AND DECREMENT FUNCTIONS | Jan 2, 2025 | Pending |
Array
(
[id] => 19992515
[patent_doc_number] => 20250130737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => HUB FOR MULTI-CHIP SENSOR SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/991960
[patent_app_country] => US
[patent_app_date] => 2024-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18991960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/991960 | HUB FOR MULTI-CHIP SENSOR SYSTEMS | Dec 22, 2024 | Pending |
Array
(
[id] => 19864560
[patent_doc_number] => 20250103346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => SUPPORTING DIFFERENT SECURITY SCHEMES AFTER POWER CYCLE WITH DIFFERENT BOOT PERSONALITIES FOR NETWORK DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/975742
[patent_app_country] => US
[patent_app_date] => 2024-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5107
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18975742
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/975742 | SUPPORTING DIFFERENT SECURITY SCHEMES AFTER POWER CYCLE WITH DIFFERENT BOOT PERSONALITIES FOR NETWORK DEVICES | Dec 9, 2024 | Pending |
Array
(
[id] => 20043325
[patent_doc_number] => 20250181547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => METHOD AND APPARATUS FOR PROCESSING DATA ASSOCIATED WITH A BUS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/956920
[patent_app_country] => US
[patent_app_date] => 2024-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1087
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18956920
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/956920 | METHOD AND APPARATUS FOR PROCESSING DATA ASSOCIATED WITH A BUS SYSTEM | Nov 21, 2024 | Pending |
Array
(
[id] => 20543675
[patent_doc_number] => 20260050566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-19
[patent_title] => SCALABLE DECENTRALIZED DATABASE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 18/943024
[patent_app_country] => US
[patent_app_date] => 2024-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18943024
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/943024 | SCALABLE DECENTRALIZED DATABASE ARCHITECTURE | Nov 10, 2024 | Pending |
Array
(
[id] => 20009694
[patent_doc_number] => 20250147916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => RECONFIGURABLE SERIAL INTERFACE ADDRESSING
[patent_app_type] => utility
[patent_app_number] => 18/941220
[patent_app_country] => US
[patent_app_date] => 2024-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18941220
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/941220 | RECONFIGURABLE SERIAL INTERFACE ADDRESSING | Nov 7, 2024 | Pending |
Array
(
[id] => 19992748
[patent_doc_number] => 20250130970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => SYSTEM AND METHOD USED FOR INTERFACE MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/925026
[patent_app_country] => US
[patent_app_date] => 2024-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1093
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18925026
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/925026 | SYSTEM AND METHOD USED FOR INTERFACE MANAGEMENT | Oct 23, 2024 | Pending |
Array
(
[id] => 19748025
[patent_doc_number] => 20250036590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => SYSTEM AND METHOD FOR AGGREGATING SERVER MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/919270
[patent_app_country] => US
[patent_app_date] => 2024-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15669
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18919270
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/919270 | SYSTEM AND METHOD FOR AGGREGATING SERVER MEMORY | Oct 16, 2024 | Pending |
Array
(
[id] => 19620328
[patent_doc_number] => 20240406008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => MEMORY DEVICE WITH SECURE BOOT UPDATES AND SELF RECOVERY
[patent_app_type] => utility
[patent_app_number] => 18/807757
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807757
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807757 | MEMORY DEVICE WITH SECURE BOOT UPDATES AND SELF RECOVERY | Aug 15, 2024 | Pending |
Array
(
[id] => 19617411
[patent_doc_number] => 20240403091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => DYNAMIC I/O VIRTUALIZATION SYSTEM HAVING GUEST MEMORY MANAGEMENT FOR MAPPING VIRTUAL ADDRESSES USING VIRTUALIZATION APPLICATION PROGRAMMING INTERFACE (API) IN GUEST KERNAL
[patent_app_type] => utility
[patent_app_number] => 18/800873
[patent_app_country] => US
[patent_app_date] => 2024-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17245
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18800873
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/800873 | DYNAMIC I/O VIRTUALIZATION SYSTEM HAVING GUEST MEMORY MANAGEMENT FOR MAPPING VIRTUAL ADDRESSES USING VIRTUALIZATION APPLICATION PROGRAMMING INTERFACE (API) IN GUEST KERNAL | Aug 11, 2024 | Pending |
Array
(
[id] => 19603318
[patent_doc_number] => 20240394198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => Security Configurations in Page Table Entries for Execution Domains
[patent_app_type] => utility
[patent_app_number] => 18/793420
[patent_app_country] => US
[patent_app_date] => 2024-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6308
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18793420
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/793420 | Security Configurations in Page Table Entries for Execution Domains | Aug 1, 2024 | Pending |
Array
(
[id] => 20061751
[patent_doc_number] => 20250199973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => NETWORKING SWITCH AND METHOD WITH DIRECT MEMORY ACCESS BASED LINK CONTROL
[patent_app_type] => utility
[patent_app_number] => 18/782497
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782497
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782497 | NETWORKING SWITCH AND METHOD WITH DIRECT MEMORY ACCESS BASED LINK CONTROL | Jul 23, 2024 | Pending |
Array
(
[id] => 19599320
[patent_doc_number] => 20240390200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => ARTICULATING SEATING SYSTEM WITH INTEGRATED LIFTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/772125
[patent_app_country] => US
[patent_app_date] => 2024-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772125
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/772125 | ARTICULATING SEATING SYSTEM WITH INTEGRATED LIFTING DEVICE | Jul 12, 2024 | Pending |
Array
(
[id] => 19530372
[patent_doc_number] => 20240354274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => PCIE CHANNEL SWITCHES IN DATA TRANSMISSION SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/761111
[patent_app_country] => US
[patent_app_date] => 2024-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761111
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761111 | PCIE CHANNEL SWITCHES IN DATA TRANSMISSION SYSTEMS | Jun 30, 2024 | Pending |
Array
(
[id] => 19532768
[patent_doc_number] => 20240356670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => High-Speed Serial Interface and Data Transmission Method
[patent_app_type] => utility
[patent_app_number] => 18/760627
[patent_app_country] => US
[patent_app_date] => 2024-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18760627
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/760627 | High-Speed Serial Interface and Data Transmission Method | Jun 30, 2024 | Pending |
Array
(
[id] => 19963306
[patent_doc_number] => 12332807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => DMA converter (UDMAC) that supports conversion between aligned and unaligned data
[patent_app_type] => utility
[patent_app_number] => 18/758943
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6928
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18758943
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/758943 | DMA converter (UDMAC) that supports conversion between aligned and unaligned data | Jun 27, 2024 | Issued |