
Ryan A. Dare
Examiner (ID: 9141, Phone: (571)272-4069 , Office: P/2136 )
| Most Active Art Unit | 2136 |
| Art Unit(s) | 2186, 2132, 2136 |
| Total Applications | 705 |
| Issued Applications | 493 |
| Pending Applications | 62 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 366543
[patent_doc_number] => 07484052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Distributed address arbitration scheme for symmetrical multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 11/120909
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2267
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/484/07484052.pdf
[firstpage_image] =>[orig_patent_app_number] => 11120909
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/120909 | Distributed address arbitration scheme for symmetrical multiprocessor system | May 2, 2005 | Issued |
Array
(
[id] => 5755680
[patent_doc_number] => 20060224829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Management of cache memories in a data processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/091929
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8747
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20060224829.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091929
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091929 | Management of cache memories in a data processing apparatus | Mar 28, 2005 | Issued |
Array
(
[id] => 5755708
[patent_doc_number] => 20060224857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Locking entries into translation lookaside buffers'
[patent_app_type] => utility
[patent_app_number] => 11/092432
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1594
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20060224857.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092432
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092432 | Locking entries into translation lookaside buffers | Mar 28, 2005 | Abandoned |
Array
(
[id] => 272259
[patent_doc_number] => 07565499
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-07-21
[patent_title] => 'Method and apparatus for recording modified reference locations in garbage-collected heap memory'
[patent_app_type] => utility
[patent_app_number] => 11/091032
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 6244
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/565/07565499.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091032
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091032 | Method and apparatus for recording modified reference locations in garbage-collected heap memory | Mar 27, 2005 | Issued |
Array
(
[id] => 5698753
[patent_doc_number] => 20060215437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-28
[patent_title] => 'Recovering from memory imprints'
[patent_app_type] => utility
[patent_app_number] => 11/091164
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2106
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20060215437.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091164
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091164 | Recovering from memory imprints | Mar 27, 2005 | Abandoned |
Array
(
[id] => 4558560
[patent_doc_number] => 07877561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-25
[patent_title] => 'Method and system for copying the data contents of a computer system memory during application program run-time'
[patent_app_type] => utility
[patent_app_number] => 11/091261
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6776
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/877/07877561.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091261
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091261 | Method and system for copying the data contents of a computer system memory during application program run-time | Mar 27, 2005 | Issued |
Array
(
[id] => 4602780
[patent_doc_number] => 07979623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Multi-channel integrated circuit card and method of controlling the same'
[patent_app_type] => utility
[patent_app_number] => 11/073543
[patent_app_country] => US
[patent_app_date] => 2005-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5220
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/979/07979623.pdf
[firstpage_image] =>[orig_patent_app_number] => 11073543
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/073543 | Multi-channel integrated circuit card and method of controlling the same | Mar 7, 2005 | Issued |
Array
(
[id] => 839844
[patent_doc_number] => 07395386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-01
[patent_title] => 'Method and apparatus for data versioning and recovery using delta content save and restore management'
[patent_app_type] => utility
[patent_app_number] => 11/037157
[patent_app_country] => US
[patent_app_date] => 2005-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5939
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/395/07395386.pdf
[firstpage_image] =>[orig_patent_app_number] => 11037157
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/037157 | Method and apparatus for data versioning and recovery using delta content save and restore management | Jan 17, 2005 | Issued |
Array
(
[id] => 5695908
[patent_doc_number] => 20060156055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Storage network that includes an arbiter for managing access to storage resources'
[patent_app_type] => utility
[patent_app_number] => 11/034899
[patent_app_country] => US
[patent_app_date] => 2005-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4115
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20060156055.pdf
[firstpage_image] =>[orig_patent_app_number] => 11034899
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/034899 | Storage network that includes an arbiter for managing access to storage resources | Jan 12, 2005 | Abandoned |
Array
(
[id] => 5218726
[patent_doc_number] => 20070160037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-12
[patent_title] => 'Memory interface device, memory interface method and modem device'
[patent_app_type] => utility
[patent_app_number] => 10/585751
[patent_app_country] => US
[patent_app_date] => 2005-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8850
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20070160037.pdf
[firstpage_image] =>[orig_patent_app_number] => 10585751
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/585751 | Memory interface device, memory interface method and modem device | Jan 4, 2005 | Issued |
Array
(
[id] => 820001
[patent_doc_number] => 07412579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-12
[patent_title] => 'Secure memory controller'
[patent_app_type] => utility
[patent_app_number] => 11/027784
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3845
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/412/07412579.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027784
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027784 | Secure memory controller | Dec 29, 2004 | Issued |
Array
(
[id] => 829165
[patent_doc_number] => 07404040
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-22
[patent_title] => 'Packet data placement in a processor cache'
[patent_app_type] => utility
[patent_app_number] => 11/027971
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4507
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/404/07404040.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027971
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027971 | Packet data placement in a processor cache | Dec 29, 2004 | Issued |
Array
(
[id] => 5633443
[patent_doc_number] => 20060149914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-06
[patent_title] => 'Systems and methods for allocating data structures to memories'
[patent_app_type] => utility
[patent_app_number] => 11/027759
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5052
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20060149914.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027759
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027759 | Systems and methods for allocating data structures to memories | Dec 29, 2004 | Abandoned |
| 10/953160 | Content-aware caching techniques | Sep 28, 2004 | Abandoned |
Array
(
[id] => 175562
[patent_doc_number] => 07660945
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-02-09
[patent_title] => 'Methods and structure for limiting storage device write caching'
[patent_app_type] => utility
[patent_app_number] => 10/952981
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7493
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/660/07660945.pdf
[firstpage_image] =>[orig_patent_app_number] => 10952981
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/952981 | Methods and structure for limiting storage device write caching | Sep 28, 2004 | Issued |
Array
(
[id] => 8530590
[patent_doc_number] => 08307174
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-11-06
[patent_title] => 'System and method for managing sessions and reallocating memory resources used for replication of data in a data storage environment'
[patent_app_type] => utility
[patent_app_number] => 10/953541
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7868
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10953541
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/953541 | System and method for managing sessions and reallocating memory resources used for replication of data in a data storage environment | Sep 28, 2004 | Issued |
Array
(
[id] => 929603
[patent_doc_number] => 07315915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-01
[patent_title] => 'Non-volatile semiconductor memory device and electric device with the same'
[patent_app_type] => utility
[patent_app_number] => 10/950416
[patent_app_country] => US
[patent_app_date] => 2004-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 4588
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/315/07315915.pdf
[firstpage_image] =>[orig_patent_app_number] => 10950416
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/950416 | Non-volatile semiconductor memory device and electric device with the same | Sep 27, 2004 | Issued |
Array
(
[id] => 825556
[patent_doc_number] => 07406570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-29
[patent_title] => 'Multisystem network, and device and method for access to data storage'
[patent_app_type] => utility
[patent_app_number] => 10/952389
[patent_app_country] => US
[patent_app_date] => 2004-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8798
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/406/07406570.pdf
[firstpage_image] =>[orig_patent_app_number] => 10952389
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/952389 | Multisystem network, and device and method for access to data storage | Sep 27, 2004 | Issued |
Array
(
[id] => 5882553
[patent_doc_number] => 20060031636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-09
[patent_title] => 'Method of managing storage system to be managed by multiple managers'
[patent_app_type] => utility
[patent_app_number] => 10/938786
[patent_app_country] => US
[patent_app_date] => 2004-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7987
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20060031636.pdf
[firstpage_image] =>[orig_patent_app_number] => 10938786
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/938786 | Method of managing storage system to be managed by multiple managers | Sep 12, 2004 | Issued |
Array
(
[id] => 5809319
[patent_doc_number] => 20060095674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Tracing instruction flow in an integrated processor'
[patent_app_type] => utility
[patent_app_number] => 10/925491
[patent_app_country] => US
[patent_app_date] => 2004-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6755
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20060095674.pdf
[firstpage_image] =>[orig_patent_app_number] => 10925491
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/925491 | Tracing instruction flow in an integrated processor | Aug 24, 2004 | Issued |