Ryan A. Dare

Array ( [id] => 17660373 [patent_doc_number] => 20220180838 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-09 [patent_title] => Signal Processing Circuit and Link Initialization Method Thereof [patent_app_type] => utility [patent_app_number] => 17/539214 [patent_app_country] => US [patent_app_date] => 2021-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6226 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17539214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19062057 [patent_doc_number] => 11941293 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-03-26 [patent_title] => Operation method of storage controller using history table, and storage device including the storage controller [patent_app_type] => utility [patent_app_number] => 17/518770 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 15565 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17428422 [patent_doc_number] => 20220056130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => Security of Dynamic I/O Virtualization [patent_app_type] => utility [patent_app_number] => 17/518863 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17148 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17430332 [patent_doc_number] => 20220058041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => Dynamic I/O Virtualization Application Programming Interface [patent_app_type] => utility [patent_app_number] => 17/518859 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17169 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17430384 [patent_doc_number] => 20220058093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => REAL TIME DATABASE BACKUP STATUS INDICATION AND RESTORE [patent_app_type] => utility [patent_app_number] => 17/517895 [patent_app_country] => US [patent_app_date] => 2021-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8501 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19198113 [patent_doc_number] => 11995351 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-28 [patent_title] => DMA engines configured to perform first portion data transfer commands with a first DMA engine and second portion data transfer commands with second DMA engine [patent_app_type] => utility [patent_app_number] => 17/515976 [patent_app_country] => US [patent_app_date] => 2021-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 10955 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17613701 [patent_doc_number] => 20220155981 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-05-19 [patent_title] => Data Migration to a New Device [patent_app_type] => utility [patent_app_number] => 17/452850 [patent_app_country] => US [patent_app_date] => 2021-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12686 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17401515 [patent_doc_number] => 20220043605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-10 [patent_title] => MEMORY SYSTEM, MEMORY SYSTEM CONTROL METHOD, AND INFORMATION PROCESSING SYSTEM [patent_app_type] => utility [patent_app_number] => 17/500170 [patent_app_country] => US [patent_app_date] => 2021-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5352 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17358587 [patent_doc_number] => 20220019383 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-01-20 [patent_title] => UNMAP DATA PATTERN FOR COARSE MAPPING MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 17/492181 [patent_app_country] => US [patent_app_date] => 2021-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9509 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17492181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17535288 [patent_doc_number] => 20220113897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-04-14 [patent_title] => APARATUS AND METHODS FOR VARYING OUTPUT PWM CONTROL OF AN INVERTER [patent_app_type] => utility [patent_app_number] => 17/449749 [patent_app_country] => US [patent_app_date] => 2021-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6939 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20145592 [patent_doc_number] => 12379934 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-08-05 [patent_title] => Decoupling silicon initialization and bootloader by providing silicon initialization service [patent_app_type] => utility [patent_app_number] => 17/449098 [patent_app_country] => US [patent_app_date] => 2021-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 7012 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18519714 [patent_doc_number] => 11709605 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-07-25 [patent_title] => Storing zones in a zone namespace on separate planes of a multi-plane memory device [patent_app_type] => utility [patent_app_number] => 17/447513 [patent_app_country] => US [patent_app_date] => 2021-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7736 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17447513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18462997 [patent_doc_number] => 11687285 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-06-27 [patent_title] => Converting a multi-plane write operation into multiple single plane write operations performed in parallel on a multi-plane memory device [patent_app_type] => utility [patent_app_number] => 17/447520 [patent_app_country] => US [patent_app_date] => 2021-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7768 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17447520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19610268 [patent_doc_number] => 12159144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-12-03 [patent_title] => USB device, and method for same to distinguish operating system of mobile device [patent_app_type] => utility [patent_app_number] => 17/797131 [patent_app_country] => US [patent_app_date] => 2021-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 11540 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 475 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17797131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18957643 [patent_doc_number] => 20240045970 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-08 [patent_title] => ANALYSIS DEVICE [patent_app_type] => utility [patent_app_number] => 18/257961 [patent_app_country] => US [patent_app_date] => 2021-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7812 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18257961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18173994 [patent_doc_number] => 11573703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-02-07 [patent_title] => Capacity expansion for memory sub-system controllers having at least I/O expander circuit to limit impedance loads [patent_app_type] => utility [patent_app_number] => 17/445258 [patent_app_country] => US [patent_app_date] => 2021-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7724 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17445258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17245454 [patent_doc_number] => 20210365197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-11-25 [patent_title] => FLASH MEMORY INITIALIZATION SCHEME FOR WRITING BOOT UP INFORMATION INTO SELECTED STORAGE LOCATIONS AVERAGELY AND RANDOMLY DISTRIBUTED OVER MORE STORAGE LOCATIONS AND CORRESPONDINGLY METHOD FOR READING BOOT UP INFORMATION FROM SELECTED STORAGE LOCATIONS [patent_app_type] => utility [patent_app_number] => 17/396786 [patent_app_country] => US [patent_app_date] => 2021-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5536 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17396786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19917639 [patent_doc_number] => 12293009 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2025-05-06 [patent_title] => Artificially intelligent systems, devices, and methods for learning and/or using visual surrounding for autonomous object operation [patent_app_type] => utility [patent_app_number] => 17/394024 [patent_app_country] => US [patent_app_date] => 2021-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 45 [patent_no_of_words] => 94517 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17394024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18795518 [patent_doc_number] => 11829297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-11-28 [patent_title] => Method for accessing caches in clustered storage system, involves determining and reading second address from second address array in accordance with request [patent_app_type] => utility [patent_app_number] => 17/389853 [patent_app_country] => US [patent_app_date] => 2021-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 10041 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17389853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18480064 [patent_doc_number] => 11693805 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2023-07-04 [patent_title] => Routing network using global address map with adaptive main memory expansion for a plurality of home agents [patent_app_type] => utility [patent_app_number] => 17/373620 [patent_app_country] => US [patent_app_date] => 2021-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6495 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373620 [rel_patent_id] =>[rel_patent_doc_number] =>)