
Ryan Bertram
Examiner (ID: 14025, Phone: (571)270-1377 , Office: P/2137 )
| Most Active Art Unit | 2137 |
| Art Unit(s) | 2137, 2112, 2187 |
| Total Applications | 948 |
| Issued Applications | 826 |
| Pending Applications | 45 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7671596
[patent_doc_number] => 20110320865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'DEDUPLICATION IN A HYBRID STORAGE ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 12/823255
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7165
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823255
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823255 | Deduplication in a hybrid storage environment | Jun 24, 2010 | Issued |
Array
(
[id] => 8667449
[patent_doc_number] => 08380922
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-02-19
[patent_title] => 'Data storage device comprising host interface state machine blocking on target logical block address'
[patent_app_type] => utility
[patent_app_number] => 12/823437
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2457
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823437
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823437 | Data storage device comprising host interface state machine blocking on target logical block address | Jun 24, 2010 | Issued |
Array
(
[id] => 4448931
[patent_doc_number] => 07865683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Identifier associated with memory locations for managing memory accesses'
[patent_app_type] => utility
[patent_app_number] => 12/824074
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5874
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/865/07865683.pdf
[firstpage_image] =>[orig_patent_app_number] => 12824074
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/824074 | Identifier associated with memory locations for managing memory accesses | Jun 24, 2010 | Issued |
Array
(
[id] => 7671454
[patent_doc_number] => 20110320723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'METHOD AND SYSTEM TO REDUCE THE POWER CONSUMPTION OF A MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/823047
[patent_app_country] => US
[patent_app_date] => 2010-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6137
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823047
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823047 | Method and system to reduce the power consumption of a memory device | Jun 23, 2010 | Issued |
Array
(
[id] => 8728301
[patent_doc_number] => 08407442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Preemptive in-pipeline store compare resolution'
[patent_app_type] => utility
[patent_app_number] => 12/822734
[patent_app_country] => US
[patent_app_date] => 2010-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2913
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12822734
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/822734 | Preemptive in-pipeline store compare resolution | Jun 23, 2010 | Issued |
Array
(
[id] => 6204032
[patent_doc_number] => 20110066818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => 'STORAGE DEVICE, MEMORY CONTROLLER, AND DATA PROTECTION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/822385
[patent_app_country] => US
[patent_app_date] => 2010-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9566
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20110066818.pdf
[firstpage_image] =>[orig_patent_app_number] => 12822385
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/822385 | Storage device, memory controller, and data protection method | Jun 23, 2010 | Issued |
Array
(
[id] => 7658383
[patent_doc_number] => 20110307652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-15
[patent_title] => 'HYBRID STORAGE SYSTEM WITH MID-PLANE'
[patent_app_type] => utility
[patent_app_number] => 12/796709
[patent_app_country] => US
[patent_app_date] => 2010-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3708
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0307/20110307652.pdf
[firstpage_image] =>[orig_patent_app_number] => 12796709
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/796709 | Hybrid storage system with mid-plane | Jun 8, 2010 | Issued |
Array
(
[id] => 9404673
[patent_doc_number] => 08694737
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Persistent memory for processor main memory'
[patent_app_type] => utility
[patent_app_number] => 12/797512
[patent_app_country] => US
[patent_app_date] => 2010-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3775
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12797512
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/797512 | Persistent memory for processor main memory | Jun 8, 2010 | Issued |
Array
(
[id] => 6395831
[patent_doc_number] => 20100318729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/795112
[patent_app_country] => US
[patent_app_date] => 2010-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5801
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0318/20100318729.pdf
[firstpage_image] =>[orig_patent_app_number] => 12795112
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/795112 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE | Jun 6, 2010 | Abandoned |
Array
(
[id] => 7653108
[patent_doc_number] => 20110302377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'Automatic Reallocation of Structured External Storage Structures'
[patent_app_type] => utility
[patent_app_number] => 12/795276
[patent_app_country] => US
[patent_app_date] => 2010-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5866
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20110302377.pdf
[firstpage_image] =>[orig_patent_app_number] => 12795276
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/795276 | Automatic reallocation of structured external storage structures | Jun 6, 2010 | Issued |
Array
(
[id] => 7653086
[patent_doc_number] => 20110302355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'MAPPING AND WRITTING METHOD IN MEMORY DEVICE WITH MULTIPLE MEMORY CHIPS'
[patent_app_type] => utility
[patent_app_number] => 12/793701
[patent_app_country] => US
[patent_app_date] => 2010-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3177
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20110302355.pdf
[firstpage_image] =>[orig_patent_app_number] => 12793701
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/793701 | MAPPING AND WRITTING METHOD IN MEMORY DEVICE WITH MULTIPLE MEMORY CHIPS | Jun 3, 2010 | Abandoned |
Array
(
[id] => 7653116
[patent_doc_number] => 20110302385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'MEMORY DEVICE SYNCHRONIZATION'
[patent_app_type] => utility
[patent_app_number] => 12/794592
[patent_app_country] => US
[patent_app_date] => 2010-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20110302385.pdf
[firstpage_image] =>[orig_patent_app_number] => 12794592
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/794592 | Memory device synchronization | Jun 3, 2010 | Issued |
Array
(
[id] => 7569193
[patent_doc_number] => 20110289256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'MEMORY BANKING SYSTEM AND METHOD TO INCREASE MEMORY BANDWIDTH VIA PARALLEL READ AND WRITE OPERATIONS'
[patent_app_type] => utility
[patent_app_number] => 12/782579
[patent_app_country] => US
[patent_app_date] => 2010-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20110289256.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782579
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782579 | Memory banking system and method to increase memory bandwidth via parallel read and write operations | May 17, 2010 | Issued |
Array
(
[id] => 7575414
[patent_doc_number] => 20110271070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-03
[patent_title] => 'MEMORY USAGE SCANNING'
[patent_app_type] => utility
[patent_app_number] => 12/770937
[patent_app_country] => US
[patent_app_date] => 2010-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7223
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0271/20110271070.pdf
[firstpage_image] =>[orig_patent_app_number] => 12770937
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/770937 | Memory usage scanning | Apr 29, 2010 | Issued |
Array
(
[id] => 7785769
[patent_doc_number] => 20120047325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-23
[patent_title] => 'DISK ARRAY SYSTEM AND TRAFFIC CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/741438
[patent_app_country] => US
[patent_app_date] => 2010-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 11388
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20120047325.pdf
[firstpage_image] =>[orig_patent_app_number] => 12741438
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/741438 | Disk array system and traffic control method | Apr 20, 2010 | Issued |
Array
(
[id] => 8655403
[patent_doc_number] => 08375170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Apparatus and method for handling data in a cache'
[patent_app_type] => utility
[patent_app_number] => 12/656709
[patent_app_country] => US
[patent_app_date] => 2010-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12933
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12656709
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/656709 | Apparatus and method for handling data in a cache | Feb 11, 2010 | Issued |
Array
(
[id] => 4549130
[patent_doc_number] => 07925848
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-12
[patent_title] => 'Method for initializing a memory'
[patent_app_type] => utility
[patent_app_number] => 12/698648
[patent_app_country] => US
[patent_app_date] => 2010-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5606
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/925/07925848.pdf
[firstpage_image] =>[orig_patent_app_number] => 12698648
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/698648 | Method for initializing a memory | Feb 1, 2010 | Issued |
Array
(
[id] => 8530567
[patent_doc_number] => 08307151
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-11-06
[patent_title] => 'Multi-partitioning feature on e-MMC'
[patent_app_type] => utility
[patent_app_number] => 12/628152
[patent_app_country] => US
[patent_app_date] => 2009-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3042
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12628152
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/628152 | Multi-partitioning feature on e-MMC | Nov 29, 2009 | Issued |
Array
(
[id] => 8273098
[patent_doc_number] => 08214620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-03
[patent_title] => 'Computer-readable recording medium storing data storage program, computer, and method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/625965
[patent_app_country] => US
[patent_app_date] => 2009-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 8079
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12625965
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/625965 | Computer-readable recording medium storing data storage program, computer, and method thereof | Nov 24, 2009 | Issued |
Array
(
[id] => 6301694
[patent_doc_number] => 20100161886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'Architecture for Address Mapping of Managed Non-Volatile Memory'
[patent_app_type] => utility
[patent_app_number] => 12/614369
[patent_app_country] => US
[patent_app_date] => 2009-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5810
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20100161886.pdf
[firstpage_image] =>[orig_patent_app_number] => 12614369
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/614369 | Architecture for address mapping of managed non-volatile memory | Nov 5, 2009 | Issued |