
Ryan Bertram
Examiner (ID: 17330, Phone: (571)270-1377 , Office: P/2137 )
| Most Active Art Unit | 2137 |
| Art Unit(s) | 2187, 2137, 2112 |
| Total Applications | 950 |
| Issued Applications | 829 |
| Pending Applications | 44 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4945416
[patent_doc_number] => 20080082743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-03
[patent_title] => 'Method and apparatus for caching memory content on a computing system to facilitate instant-on resuming from a hibernation state'
[patent_app_type] => utility
[patent_app_number] => 11/541113
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6080
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20080082743.pdf
[firstpage_image] =>[orig_patent_app_number] => 11541113
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/541113 | Method and apparatus for caching memory content on a computing system to facilitate instant-on resuming from a hibernation state | Sep 28, 2006 | Issued |
Array
(
[id] => 8297246
[patent_doc_number] => 08225046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Method and apparatus for saving power by efficiently disabling ways for a set-associative cache'
[patent_app_type] => utility
[patent_app_number] => 11/541174
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10343
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11541174
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/541174 | Method and apparatus for saving power by efficiently disabling ways for a set-associative cache | Sep 28, 2006 | Issued |
Array
(
[id] => 5137446
[patent_doc_number] => 20070079075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-05
[patent_title] => 'Providing cache coherency in an extended multiple processor environment'
[patent_app_type] => utility
[patent_app_number] => 11/540886
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 16671
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20070079075.pdf
[firstpage_image] =>[orig_patent_app_number] => 11540886
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/540886 | Providing cache coherency in an extended multiple processor environment | Sep 28, 2006 | Abandoned |
Array
(
[id] => 4984243
[patent_doc_number] => 20070088802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-19
[patent_title] => 'GENERATING DIGEST FOR BLOCK RANGE VIA iSCSI'
[patent_app_type] => utility
[patent_app_number] => 11/470544
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2810
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20070088802.pdf
[firstpage_image] =>[orig_patent_app_number] => 11470544
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/470544 | Generating digest for block range via iSCSI | Sep 5, 2006 | Issued |
Array
(
[id] => 4774087
[patent_doc_number] => 20080059749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'Dynamic Fragment Mapping'
[patent_app_type] => utility
[patent_app_number] => 11/470586
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7841
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20080059749.pdf
[firstpage_image] =>[orig_patent_app_number] => 11470586
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/470586 | Dynamic fragment mapping | Sep 5, 2006 | Issued |
Array
(
[id] => 5184455
[patent_doc_number] => 20070055809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-08
[patent_title] => 'Cache memory analyzing method'
[patent_app_type] => utility
[patent_app_number] => 11/515751
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9133
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20070055809.pdf
[firstpage_image] =>[orig_patent_app_number] => 11515751
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/515751 | Cache memory analyzing method | Sep 5, 2006 | Issued |
Array
(
[id] => 4934739
[patent_doc_number] => 20080005514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'Storage system and storage control device'
[patent_app_type] => utility
[patent_app_number] => 11/515734
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 13005
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20080005514.pdf
[firstpage_image] =>[orig_patent_app_number] => 11515734
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/515734 | Storage system and storage control device | Sep 5, 2006 | Issued |
Array
(
[id] => 321308
[patent_doc_number] => 07523281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Authenticating hardware for manually enabling and disabling read and write protection to parts of a storage disk or disks for users'
[patent_app_type] => utility
[patent_app_number] => 11/515619
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3879
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523281.pdf
[firstpage_image] =>[orig_patent_app_number] => 11515619
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/515619 | Authenticating hardware for manually enabling and disabling read and write protection to parts of a storage disk or disks for users | Sep 5, 2006 | Issued |
Array
(
[id] => 5184481
[patent_doc_number] => 20070055835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-08
[patent_title] => 'INCREMENTAL REPLICATION USING SNAPSHOTS'
[patent_app_type] => utility
[patent_app_number] => 11/470542
[patent_app_country] => US
[patent_app_date] => 2006-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2980
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20070055835.pdf
[firstpage_image] =>[orig_patent_app_number] => 11470542
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/470542 | INCREMENTAL REPLICATION USING SNAPSHOTS | Sep 5, 2006 | Abandoned |
Array
(
[id] => 5351434
[patent_doc_number] => 20090006795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'Security protection for cumputer long-term memory devices'
[patent_app_type] => utility
[patent_app_number] => 11/465934
[patent_app_country] => US
[patent_app_date] => 2006-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3044
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20090006795.pdf
[firstpage_image] =>[orig_patent_app_number] => 11465934
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/465934 | Security protection for cumputer long-term memory devices | Aug 20, 2006 | Abandoned |
Array
(
[id] => 5587302
[patent_doc_number] => 20090106504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'Memory system and method for operating a memory system'
[patent_app_type] => utility
[patent_app_number] => 11/464215
[patent_app_country] => US
[patent_app_date] => 2006-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6404
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20090106504.pdf
[firstpage_image] =>[orig_patent_app_number] => 11464215
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/464215 | Memory system and method for operating a memory system | Aug 13, 2006 | Issued |
Array
(
[id] => 258123
[patent_doc_number] => 07577811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Memory controller for daisy chained self timed memory chips'
[patent_app_type] => utility
[patent_app_number] => 11/459961
[patent_app_country] => US
[patent_app_date] => 2006-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 34
[patent_no_of_words] => 18823
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/577/07577811.pdf
[firstpage_image] =>[orig_patent_app_number] => 11459961
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/459961 | Memory controller for daisy chained self timed memory chips | Jul 25, 2006 | Issued |
Array
(
[id] => 5001267
[patent_doc_number] => 20070043901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-22
[patent_title] => 'OPTICAL DISC RECORDING SYSTEM WITH SHARED NON-VOLATILE MEMORY DESIGN'
[patent_app_type] => utility
[patent_app_number] => 11/459668
[patent_app_country] => US
[patent_app_date] => 2006-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3561
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20070043901.pdf
[firstpage_image] =>[orig_patent_app_number] => 11459668
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/459668 | OPTICAL DISC RECORDING SYSTEM WITH SHARED NON-VOLATILE MEMORY DESIGN | Jul 24, 2006 | Abandoned |
Array
(
[id] => 4659279
[patent_doc_number] => 20080028141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-31
[patent_title] => 'System and Method for Implementing Hard Disk Drive Data Clear and Purge'
[patent_app_type] => utility
[patent_app_number] => 11/459842
[patent_app_country] => US
[patent_app_date] => 2006-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2031
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20080028141.pdf
[firstpage_image] =>[orig_patent_app_number] => 11459842
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/459842 | System and Method for Implementing Hard Disk Drive Data Clear and Purge | Jul 24, 2006 | Abandoned |
Array
(
[id] => 4911284
[patent_doc_number] => 20080022051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'Systems and Methods for Providing Fixed-Latency Data Access in a Memory System Having Multi-Level Caches'
[patent_app_type] => utility
[patent_app_number] => 11/459495
[patent_app_country] => US
[patent_app_date] => 2006-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6538
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20080022051.pdf
[firstpage_image] =>[orig_patent_app_number] => 11459495
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/459495 | Systems and methods for providing fixed-latency data access in a memory system having multi-level caches | Jul 23, 2006 | Issued |
Array
(
[id] => 5052760
[patent_doc_number] => 20070033305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => ' Method or apparatus for transferring data'
[patent_app_type] => utility
[patent_app_number] => 11/490123
[patent_app_country] => US
[patent_app_date] => 2006-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4291
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20070033305.pdf
[firstpage_image] =>[orig_patent_app_number] => 11490123
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/490123 | Method or apparatus for transferring data | Jul 20, 2006 | Abandoned |
Array
(
[id] => 4911298
[patent_doc_number] => 20080022065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'Dynamically sharing a stack between different code segments'
[patent_app_type] => utility
[patent_app_number] => 11/490824
[patent_app_country] => US
[patent_app_date] => 2006-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5520
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20080022065.pdf
[firstpage_image] =>[orig_patent_app_number] => 11490824
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/490824 | Dynamically sharing a stack between different code segments | Jul 20, 2006 | Issued |
Array
(
[id] => 4911281
[patent_doc_number] => 20080022048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'Avoiding cache line sharing in virtual machines'
[patent_app_type] => utility
[patent_app_number] => 11/490785
[patent_app_country] => US
[patent_app_date] => 2006-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4391
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20080022048.pdf
[firstpage_image] =>[orig_patent_app_number] => 11490785
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/490785 | Avoiding cache line sharing in virtual machines | Jul 20, 2006 | Issued |
Array
(
[id] => 593238
[patent_doc_number] => 07461198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'System and method for configuration and management of flash memory'
[patent_app_type] => utility
[patent_app_number] => 11/490049
[patent_app_country] => US
[patent_app_date] => 2006-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4656
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/461/07461198.pdf
[firstpage_image] =>[orig_patent_app_number] => 11490049
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/490049 | System and method for configuration and management of flash memory | Jul 20, 2006 | Issued |
Array
(
[id] => 5206639
[patent_doc_number] => 20070028121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'Method of protecting confidential data using non-sequential hidden memory blocks for mass storage devices'
[patent_app_type] => utility
[patent_app_number] => 11/490044
[patent_app_country] => US
[patent_app_date] => 2006-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1653
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20070028121.pdf
[firstpage_image] =>[orig_patent_app_number] => 11490044
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/490044 | Method of protecting confidential data using non-sequential hidden memory blocks for mass storage devices | Jul 20, 2006 | Abandoned |