
Ryan C. Jager
Examiner (ID: 18839, Phone: (571)272-7016 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842, 2816 |
| Total Applications | 1383 |
| Issued Applications | 1226 |
| Pending Applications | 61 |
| Abandoned Applications | 123 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14254041
[patent_doc_number] => 10277233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Apparatus and methods for frequency tuning of rotary traveling wave oscillators
[patent_app_type] => utility
[patent_app_number] => 15/288313
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 48
[patent_no_of_words] => 24196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15288313
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/288313 | Apparatus and methods for frequency tuning of rotary traveling wave oscillators | Oct 6, 2016 | Issued |
Array
(
[id] => 12610974
[patent_doc_number] => 20180095488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => FREQUENCY COMPENSATION FOR LINEAR REGULATORS
[patent_app_type] => utility
[patent_app_number] => 15/283219
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5726
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15283219
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/283219 | Frequency compensation for linear regulators | Sep 29, 2016 | Issued |
Array
(
[id] => 14739875
[patent_doc_number] => 10389354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Electrostatic detection sensor
[patent_app_type] => utility
[patent_app_number] => 15/781699
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 18076
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15781699
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/781699 | Electrostatic detection sensor | Sep 29, 2016 | Issued |
Array
(
[id] => 12536463
[patent_doc_number] => 10009019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Circuit and method to generate frequency proportional current
[patent_app_type] => utility
[patent_app_number] => 15/282957
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4882
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15282957
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/282957 | Circuit and method to generate frequency proportional current | Sep 29, 2016 | Issued |
Array
(
[id] => 11382223
[patent_doc_number] => 20170008279
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'DRIVING CIRCUIT FOR DRIVING CAPACITIVE LOAD'
[patent_app_type] => utility
[patent_app_number] => 15/270211
[patent_app_country] => US
[patent_app_date] => 2016-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12258
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15270211
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/270211 | Driving circuit for driving capacitive load | Sep 19, 2016 | Issued |
Array
(
[id] => 11476589
[patent_doc_number] => 20170063372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SYSTEMS AND METHODS INVOLVING PSEUDO COMPLEMENTARY OUTPUT BUFFER CIRCUITRY/SCHEMES, POWER NOISE REDUCTION AND/OR OTHER FEATURES'
[patent_app_type] => utility
[patent_app_number] => 15/248985
[patent_app_country] => US
[patent_app_date] => 2016-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2553
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15248985
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/248985 | Systems and methods involving pseudo complementary output buffer circuitry/schemes, power noise reduction and/or other features | Aug 25, 2016 | Issued |
Array
(
[id] => 11476582
[patent_doc_number] => 20170063365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'Method and Drive Circuit for Driving a Transistor'
[patent_app_type] => utility
[patent_app_number] => 15/248906
[patent_app_country] => US
[patent_app_date] => 2016-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12494
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15248906
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/248906 | Method and drive circuit for driving a transistor | Aug 25, 2016 | Issued |
Array
(
[id] => 12224264
[patent_doc_number] => 20180062625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'TIME BORROWING FLIP-FLOP WITH CLOCK GATING SCAN MULTIPLEXER'
[patent_app_type] => utility
[patent_app_number] => 15/246445
[patent_app_country] => US
[patent_app_date] => 2016-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7272
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15246445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/246445 | Time borrowing flip-flop with clock gating scan multiplexer | Aug 23, 2016 | Issued |
Array
(
[id] => 11530448
[patent_doc_number] => 20170090426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'TIME-TO-DIGITAL SYSTEM AND ASSOCIATED FREQUENCY SYNTHESIZER'
[patent_app_type] => utility
[patent_app_number] => 15/244132
[patent_app_country] => US
[patent_app_date] => 2016-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9924
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15244132
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/244132 | Time-to-digital system and associated frequency synthesizer | Aug 22, 2016 | Issued |
Array
(
[id] => 11476578
[patent_doc_number] => 20170063361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'High-Speed Clocked Comparators'
[patent_app_type] => utility
[patent_app_number] => 15/243616
[patent_app_country] => US
[patent_app_date] => 2016-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9761
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15243616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/243616 | High-speed clocked comparators | Aug 21, 2016 | Issued |
Array
(
[id] => 13100271
[patent_doc_number] => 10069486
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-04
[patent_title] => Multimode registers with pulse latches
[patent_app_type] => utility
[patent_app_number] => 15/196466
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5219
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15196466
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/196466 | Multimode registers with pulse latches | Jun 28, 2016 | Issued |
Array
(
[id] => 14527261
[patent_doc_number] => 10340904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-02
[patent_title] => Method and apparatus for phase-aligned 2X frequency clock generation
[patent_app_type] => utility
[patent_app_number] => 15/195745
[patent_app_country] => US
[patent_app_date] => 2016-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4135
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15195745
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/195745 | Method and apparatus for phase-aligned 2X frequency clock generation | Jun 27, 2016 | Issued |
Array
(
[id] => 11898841
[patent_doc_number] => 09768788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Phase-locked loop with lower power charge pump'
[patent_app_type] => utility
[patent_app_number] => 15/194533
[patent_app_country] => US
[patent_app_date] => 2016-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6873
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15194533
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/194533 | Phase-locked loop with lower power charge pump | Jun 26, 2016 | Issued |
Array
(
[id] => 12006165
[patent_doc_number] => 20170310320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'SWITCHING CIRCUITRY, RELATED METHOD AND INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/193600
[patent_app_country] => US
[patent_app_date] => 2016-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9506
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15193600
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/193600 | Switching circuitry, related method and integrated circuit | Jun 26, 2016 | Issued |
Array
(
[id] => 11565489
[patent_doc_number] => 09628089
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-18
[patent_title] => 'Supply voltage tracking clock generator in adaptive clock distribution systems'
[patent_app_type] => utility
[patent_app_number] => 15/192996
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6716
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15192996
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/192996 | Supply voltage tracking clock generator in adaptive clock distribution systems | Jun 23, 2016 | Issued |
Array
(
[id] => 13072193
[patent_doc_number] => 10056890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Digital controlled oscillator based clock generator for multi-channel design
[patent_app_type] => utility
[patent_app_number] => 15/192970
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3466
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15192970
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/192970 | Digital controlled oscillator based clock generator for multi-channel design | Jun 23, 2016 | Issued |
Array
(
[id] => 14128693
[patent_doc_number] => 10251234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Thermoelectric thermal management system
[patent_app_type] => utility
[patent_app_number] => 15/191590
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 21229
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15191590
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/191590 | Thermoelectric thermal management system | Jun 23, 2016 | Issued |
Array
(
[id] => 11870157
[patent_doc_number] => 20170237442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'CLOCK GENERATION CIRCUIT, INTERFACE CIRCUIT AND SEMICONDUCTOR SYSTEM USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/190495
[patent_app_country] => US
[patent_app_date] => 2016-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6111
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15190495
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/190495 | CLOCK GENERATION CIRCUIT, INTERFACE CIRCUIT AND SEMICONDUCTOR SYSTEM USING THE SAME | Jun 22, 2016 | Abandoned |
Array
(
[id] => 11884432
[patent_doc_number] => 09755622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Semiconductor integrated circuit, latch circuit, and flip-flop circuit'
[patent_app_type] => utility
[patent_app_number] => 15/188616
[patent_app_country] => US
[patent_app_date] => 2016-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 6893
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 495
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15188616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/188616 | Semiconductor integrated circuit, latch circuit, and flip-flop circuit | Jun 20, 2016 | Issued |
Array
(
[id] => 11439974
[patent_doc_number] => 20170040995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-09
[patent_title] => 'APPARATUS FOR PERFORMING SIGNAL DRIVING IN AN ELECTRONIC DEVICE WITH AID OF DIFFERENT TYPES OF DECOUPLING CAPACITORS FOR PRE-DRIVER AND POST-DRIVER'
[patent_app_type] => utility
[patent_app_number] => 15/183804
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8061
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183804
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183804 | Apparatus for performing signal driving in an electronic device with aid of different types of decoupling capacitors for pre-driver and post-driver | Jun 15, 2016 | Issued |