Ryan H. Ellis

Array ( [id] => 6540049 [patent_doc_number] => 20020163379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'CMOS reference voltage circuit' [patent_app_type] => new [patent_app_number] => 10/091776 [patent_app_country] => US [patent_app_date] => 2002-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12143 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163379.pdf [firstpage_image] =>[orig_patent_app_number] => 10091776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1312051 [patent_doc_number] => 06617914 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-09 [patent_title] => 'Electrical antifuse with external capacitance' [patent_app_type] => B1 [patent_app_number] => 10/092114 [patent_app_country] => US [patent_app_date] => 2002-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2551 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/617/06617914.pdf [firstpage_image] =>[orig_patent_app_number] => 10092114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6418048 [patent_doc_number] => 20020125936 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-12 [patent_title] => 'Raised voltage generation circuit' [patent_app_type] => new [patent_app_number] => 10/087720 [patent_app_country] => US [patent_app_date] => 2002-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4460 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20020125936.pdf [firstpage_image] =>[orig_patent_app_number] => 10087720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6076784 [patent_doc_number] => 20020079949 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-27 [patent_title] => 'Configurable electronic circuit' [patent_app_type] => new [patent_app_number] => 10/085845 [patent_app_country] => US [patent_app_date] => 2002-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3414 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20020079949.pdf [firstpage_image] =>[orig_patent_app_number] => 10085845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1285703 [patent_doc_number] => 06642779 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-04 [patent_title] => 'Trimming impedance between two nodes connected to a non-fixed voltage level' [patent_app_type] => B2 [patent_app_number] => 10/080535 [patent_app_country] => US [patent_app_date] => 2002-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3279 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 1012 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642779.pdf [firstpage_image] =>[orig_patent_app_number] => 10080535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1289686 [patent_doc_number] => 06639454 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-28 [patent_title] => 'Multiple circuit blocks with interblock control and power conservation' [patent_app_type] => B2 [patent_app_number] => 10/081186 [patent_app_country] => US [patent_app_date] => 2002-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6863 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/639/06639454.pdf [firstpage_image] =>[orig_patent_app_number] => 10081186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1338465 [patent_doc_number] => 06597236 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Potential detecting circuit for determining whether a detected potential has reached a prescribed level' [patent_app_type] => B1 [patent_app_number] => 10/081856 [patent_app_country] => US [patent_app_date] => 2002-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 61 [patent_figures_cnt] => 86 [patent_no_of_words] => 29655 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/597/06597236.pdf [firstpage_image] =>[orig_patent_app_number] => 10081856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1207541 [patent_doc_number] => 06717459 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-06 [patent_title] => 'Capacitor charge sharing charge pump' [patent_app_type] => B2 [patent_app_number] => 10/078418 [patent_app_country] => US [patent_app_date] => 2002-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 3695 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717459.pdf [firstpage_image] =>[orig_patent_app_number] => 10078418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1322799 [patent_doc_number] => 06605988 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-12 [patent_title] => 'Low voltage temperature-independent and temperature-dependent voltage generator' [patent_app_type] => B1 [patent_app_number] => 10/078140 [patent_app_country] => US [patent_app_date] => 2002-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2711 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605988.pdf [firstpage_image] =>[orig_patent_app_number] => 10078140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6738596 [patent_doc_number] => 20030155964 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-21 [patent_title] => 'Increasing power supply noise rejection using linear voltage regulators in an on-chip temperature sensor' [patent_app_type] => new [patent_app_number] => 10/078130 [patent_app_country] => US [patent_app_date] => 2002-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2033 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20030155964.pdf [firstpage_image] =>[orig_patent_app_number] => 10078130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6368531 [patent_doc_number] => 20020118059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-29 [patent_title] => 'Negative voltage boosting circuit' [patent_app_type] => new [patent_app_number] => 10/080194 [patent_app_country] => US [patent_app_date] => 2002-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7520 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20020118059.pdf [firstpage_image] =>[orig_patent_app_number] => 10080194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1399669 [patent_doc_number] => 06549063 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Evaluation circuit for an anti-fuse' [patent_app_type] => B1 [patent_app_number] => 10/044470 [patent_app_country] => US [patent_app_date] => 2002-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2983 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549063.pdf [firstpage_image] =>[orig_patent_app_number] => 10044470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410312 [patent_doc_number] => 06538499 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-25 [patent_title] => 'Low jitter transmitter architecture with post PLL filter' [patent_app_type] => B1 [patent_app_number] => 10/043717 [patent_app_country] => US [patent_app_date] => 2002-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2804 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/538/06538499.pdf [firstpage_image] =>[orig_patent_app_number] => 10043717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6013000 [patent_doc_number] => 20020101277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-01 [patent_title] => 'Voltage boost circuits using multi-phase clock signals and methods of operating same' [patent_app_type] => new [patent_app_number] => 10/043029 [patent_app_country] => US [patent_app_date] => 2002-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2099 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20020101277.pdf [firstpage_image] =>[orig_patent_app_number] => 10043029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6854566 [patent_doc_number] => 20030128067 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-10 [patent_title] => 'FILTERING VARIABLE OFFSET AMPLIFIER' [patent_app_type] => new [patent_app_number] => 10/041677 [patent_app_country] => US [patent_app_date] => 2002-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4157 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20030128067.pdf [firstpage_image] =>[orig_patent_app_number] => 10041677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1322737 [patent_doc_number] => 06605984 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-12 [patent_title] => 'Charge pump ripple reduction' [patent_app_type] => B2 [patent_app_number] => 10/038499 [patent_app_country] => US [patent_app_date] => 2002-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3500 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605984.pdf [firstpage_image] =>[orig_patent_app_number] => 10038499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1181345 [patent_doc_number] => 06744306 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-01 [patent_title] => 'Filter circuit' [patent_app_type] => B2 [patent_app_number] => 10/032058 [patent_app_country] => US [patent_app_date] => 2001-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 7681 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/744/06744306.pdf [firstpage_image] =>[orig_patent_app_number] => 10032058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1282346 [patent_doc_number] => 06646495 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Threshold voltage adjustment scheme for increased output swing' [patent_app_type] => B2 [patent_app_number] => 10/038997 [patent_app_country] => US [patent_app_date] => 2001-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2554 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646495.pdf [firstpage_image] =>[orig_patent_app_number] => 10038997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6499034 [patent_doc_number] => 20020190779 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'High-speed current switch circuit' [patent_app_type] => new [patent_app_number] => 10/168572 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 16747 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20020190779.pdf [firstpage_image] =>[orig_patent_app_number] => 10168572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762567 [patent_doc_number] => 07012456 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-14 [patent_title] => 'Circuit and method for discharging high voltage signals' [patent_app_type] => utility [patent_app_number] => 10/029530 [patent_app_country] => US [patent_app_date] => 2001-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4856 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012456.pdf [firstpage_image] =>[orig_patent_app_number] => 10029530 [rel_patent_id] =>[rel_patent_doc_number] =>)