Ryan H. Ellis

Array ( [id] => 1464186 [patent_doc_number] => 06351182 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'Circuit and method for providing a reference voltage' [patent_app_type] => B1 [patent_app_number] => 09/365570 [patent_app_country] => US [patent_app_date] => 1999-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1980 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/351/06351182.pdf [firstpage_image] =>[orig_patent_app_number] => 09365570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4425363 [patent_doc_number] => 06225856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Low power bandgap circuit' [patent_app_type] => 1 [patent_app_number] => 9/364440 [patent_app_country] => US [patent_app_date] => 1999-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1826 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225856.pdf [firstpage_image] =>[orig_patent_app_number] => 364440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4403422 [patent_doc_number] => 06297687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Drive control circuit of charged pump circuit' [patent_app_type] => 1 [patent_app_number] => 9/362500 [patent_app_country] => US [patent_app_date] => 1999-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 22165 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/297/06297687.pdf [firstpage_image] =>[orig_patent_app_number] => 362500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4390420 [patent_doc_number] => 06278316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Pump circuit with reset circuitry' [patent_app_type] => 1 [patent_app_number] => 9/363032 [patent_app_country] => US [patent_app_date] => 1999-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 11335 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/278/06278316.pdf [firstpage_image] =>[orig_patent_app_number] => 363032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326912 [patent_doc_number] => 06249174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Semiconductor integrated circuit device which shortens the transition time between operating and standby states' [patent_app_type] => 1 [patent_app_number] => 9/362725 [patent_app_country] => US [patent_app_date] => 1999-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 12495 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249174.pdf [firstpage_image] =>[orig_patent_app_number] => 362725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555003 [patent_doc_number] => 06348833 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Soft starting reference voltage circuit' [patent_app_type] => B1 [patent_app_number] => 09/362768 [patent_app_country] => US [patent_app_date] => 1999-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2825 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348833.pdf [firstpage_image] =>[orig_patent_app_number] => 09362768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6877955 [patent_doc_number] => 20010002110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-05-31 [patent_title] => 'CURRENT SENSE AMPLIFIER AND CURRENT COMPARATOR WITH HYSTERESIS' [patent_app_type] => new-utility [patent_app_number] => 09/300099 [patent_app_country] => US [patent_app_date] => 1999-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7368 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20010002110.pdf [firstpage_image] =>[orig_patent_app_number] => 09300099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4209430 [patent_doc_number] => RE036781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Differential comparator for amplifying small swing signals to a full swing output' [patent_app_type] => 2 [patent_app_number] => 9/291091 [patent_app_country] => US [patent_app_date] => 1999-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2479 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/036/RE036781.pdf [firstpage_image] =>[orig_patent_app_number] => 291091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4320236 [patent_doc_number] => 06316969 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Differential receivers in a CMOS process' [patent_app_type] => 1 [patent_app_number] => 9/258739 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 8255 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316969.pdf [firstpage_image] =>[orig_patent_app_number] => 258739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5949065 [patent_doc_number] => 20020005744 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-17 [patent_title] => 'PSEUDO-DIFFERENTIAL AMPLIFIERS' [patent_app_type] => new [patent_app_number] => 09/255077 [patent_app_country] => US [patent_app_date] => 1999-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8599 [patent_no_of_claims] => 81 [patent_no_of_ind_claims] => 22 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20020005744.pdf [firstpage_image] =>[orig_patent_app_number] => 09255077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4311722 [patent_doc_number] => 06188257 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Power-on-reset logic with secure power down capability' [patent_app_type] => 1 [patent_app_number] => 9/241175 [patent_app_country] => US [patent_app_date] => 1999-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4264 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188257.pdf [firstpage_image] =>[orig_patent_app_number] => 241175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4091696 [patent_doc_number] => 06163199 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Overvoltage/undervoltage tolerant transfer gate' [patent_app_type] => 1 [patent_app_number] => 9/240544 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5557 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163199.pdf [firstpage_image] =>[orig_patent_app_number] => 240544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421718 [patent_doc_number] => 06525598 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-25 [patent_title] => 'Bias start up circuit and method' [patent_app_type] => B1 [patent_app_number] => 09/240519 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3266 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525598.pdf [firstpage_image] =>[orig_patent_app_number] => 09240519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4303943 [patent_doc_number] => 06198318 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Power-on-reset circuit' [patent_app_type] => 1 [patent_app_number] => 9/239480 [patent_app_country] => US [patent_app_date] => 1999-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3644 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198318.pdf [firstpage_image] =>[orig_patent_app_number] => 239480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245289 [patent_doc_number] => 06144250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Error amplifier reference circuit' [patent_app_type] => 1 [patent_app_number] => 9/239047 [patent_app_country] => US [patent_app_date] => 1999-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4049 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144250.pdf [firstpage_image] =>[orig_patent_app_number] => 239047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299887 [patent_doc_number] => 06236252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Low-noise current pulse generator device' [patent_app_type] => 1 [patent_app_number] => 9/236114 [patent_app_country] => US [patent_app_date] => 1999-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3718 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236252.pdf [firstpage_image] =>[orig_patent_app_number] => 236114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4390406 [patent_doc_number] => 06278315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'High voltage generating circuit and method for generating a signal maintaining high voltage and current characteristics therewith' [patent_app_type] => 1 [patent_app_number] => 9/235553 [patent_app_country] => US [patent_app_date] => 1999-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 5307 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/278/06278315.pdf [firstpage_image] =>[orig_patent_app_number] => 235553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4353659 [patent_doc_number] => 06285247 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Optimized low voltage CMOS operation' [patent_app_type] => 1 [patent_app_number] => 9/235007 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2944 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285247.pdf [firstpage_image] =>[orig_patent_app_number] => 235007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423886 [patent_doc_number] => 06194917 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'XOR differential phase detector with transconductance circuit as output charge pump' [patent_app_type] => 1 [patent_app_number] => 9/234608 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4244 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194917.pdf [firstpage_image] =>[orig_patent_app_number] => 234608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4165147 [patent_doc_number] => 06157225 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Driving circuit with three output levels, one output level being a boosted level' [patent_app_type] => 1 [patent_app_number] => 9/234016 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2966 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157225.pdf [firstpage_image] =>[orig_patent_app_number] => 234016 [rel_patent_id] =>[rel_patent_doc_number] =>)