Ryan H. Ellis

Array ( [id] => 3910924 [patent_doc_number] => 05898326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Signal transmission cable driver apparatus without a peaking coil' [patent_app_type] => 1 [patent_app_number] => 8/998519 [patent_app_country] => US [patent_app_date] => 1997-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 4676 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898326.pdf [firstpage_image] =>[orig_patent_app_number] => 998519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3955790 [patent_doc_number] => 05999028 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Differential circuits with adjustable propagation timing' [patent_app_type] => 1 [patent_app_number] => 8/995886 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 6018 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/999/05999028.pdf [firstpage_image] =>[orig_patent_app_number] => 995886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019479 [patent_doc_number] => 05963059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Phase frequency detector having reduced blind spot' [patent_app_type] => 1 [patent_app_number] => 8/993340 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2780 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963059.pdf [firstpage_image] =>[orig_patent_app_number] => 993340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021591 [patent_doc_number] => 05880619 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Low power precision voltage splitter' [patent_app_type] => 1 [patent_app_number] => 8/990548 [patent_app_country] => US [patent_app_date] => 1997-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2845 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880619.pdf [firstpage_image] =>[orig_patent_app_number] => 990548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4164233 [patent_doc_number] => 06107859 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Low power buffer circuit and method for generating a common-mode output absent process-induced mismatch error' [patent_app_type] => 1 [patent_app_number] => 8/989707 [patent_app_country] => US [patent_app_date] => 1997-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5099 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107859.pdf [firstpage_image] =>[orig_patent_app_number] => 989707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4229471 [patent_doc_number] => 06011416 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Switch circuit having excess-current detection function' [patent_app_type] => 1 [patent_app_number] => 8/974604 [patent_app_country] => US [patent_app_date] => 1997-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 10850 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 419 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/011/06011416.pdf [firstpage_image] =>[orig_patent_app_number] => 974604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4071825 [patent_doc_number] => 05867056 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Voltage reference support circuit' [patent_app_type] => 1 [patent_app_number] => 8/970916 [patent_app_country] => US [patent_app_date] => 1997-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2766 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867056.pdf [firstpage_image] =>[orig_patent_app_number] => 970916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4414709 [patent_doc_number] => 06239648 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'System and method for dissipating heat in an electric device' [patent_app_type] => 1 [patent_app_number] => 8/966414 [patent_app_country] => US [patent_app_date] => 1997-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1814 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239648.pdf [firstpage_image] =>[orig_patent_app_number] => 966414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4004810 [patent_doc_number] => 05923204 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Two phase low energy signal processing using charge transfer capacitance' [patent_app_type] => 1 [patent_app_number] => 8/965544 [patent_app_country] => US [patent_app_date] => 1997-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4891 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923204.pdf [firstpage_image] =>[orig_patent_app_number] => 965544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3992125 [patent_doc_number] => 05959492 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'High speed differential driver circuitry and methods for implementing the same' [patent_app_type] => 1 [patent_app_number] => 8/961648 [patent_app_country] => US [patent_app_date] => 1997-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 4678 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959492.pdf [firstpage_image] =>[orig_patent_app_number] => 961648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4032609 [patent_doc_number] => 05883542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Arrangement for reducing and stabilizing the amplification of a Darlington-coupled output stage' [patent_app_type] => 1 [patent_app_number] => 8/961027 [patent_app_country] => US [patent_app_date] => 1997-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1116 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883542.pdf [firstpage_image] =>[orig_patent_app_number] => 961027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941427 [patent_doc_number] => 05939929 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Low jitter low power single ended driver' [patent_app_type] => 1 [patent_app_number] => 8/962968 [patent_app_country] => US [patent_app_date] => 1997-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2200 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/939/05939929.pdf [firstpage_image] =>[orig_patent_app_number] => 962968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3946938 [patent_doc_number] => 05973549 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Semiconductor device having input buffer with reduced bias voltage variations and low power consumption' [patent_app_type] => 1 [patent_app_number] => 8/954877 [patent_app_country] => US [patent_app_date] => 1997-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2816 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973549.pdf [firstpage_image] =>[orig_patent_app_number] => 954877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4214344 [patent_doc_number] => 06028470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Integrated circuit for current control of a power transistor' [patent_app_type] => 1 [patent_app_number] => 8/930669 [patent_app_country] => US [patent_app_date] => 1997-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2394 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028470.pdf [firstpage_image] =>[orig_patent_app_number] => 930669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3881570 [patent_doc_number] => 05764088 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Control circuit for an electronic switch, and a switch constituting an application thereof' [patent_app_type] => 1 [patent_app_number] => 8/948489 [patent_app_country] => US [patent_app_date] => 1997-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1871 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764088.pdf [firstpage_image] =>[orig_patent_app_number] => 948489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4082099 [patent_doc_number] => 05966042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'Current steering output circuit with switchable shunt resistor' [patent_app_type] => 1 [patent_app_number] => 8/939534 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4094 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/966/05966042.pdf [firstpage_image] =>[orig_patent_app_number] => 939534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3934294 [patent_doc_number] => 05952868 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Voltage level interface circuit with set-up and hold control' [patent_app_type] => 1 [patent_app_number] => 8/933139 [patent_app_country] => US [patent_app_date] => 1997-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1736 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/952/05952868.pdf [firstpage_image] =>[orig_patent_app_number] => 933139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189538 [patent_doc_number] => 06020781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Step-up circuit using two frequencies' [patent_app_type] => 1 [patent_app_number] => 8/932604 [patent_app_country] => US [patent_app_date] => 1997-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5400 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020781.pdf [firstpage_image] =>[orig_patent_app_number] => 932604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867147 [patent_doc_number] => 05793239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Composite load circuit' [patent_app_type] => 1 [patent_app_number] => 8/920692 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3203 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793239.pdf [firstpage_image] =>[orig_patent_app_number] => 920692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941469 [patent_doc_number] => 05939932 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'High-output voltage generating circuit for channel breakdown prevention' [patent_app_type] => 1 [patent_app_number] => 8/921377 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 3494 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/939/05939932.pdf [firstpage_image] =>[orig_patent_app_number] => 921377 [rel_patent_id] =>[rel_patent_doc_number] =>)