Ryan H. Ellis

Array ( [id] => 4072941 [patent_doc_number] => 06008678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Three-phase master-slave flip-flop' [patent_app_type] => 1 [patent_app_number] => 8/844963 [patent_app_country] => US [patent_app_date] => 1997-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 4936 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/008/06008678.pdf [firstpage_image] =>[orig_patent_app_number] => 844963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4071622 [patent_doc_number] => 05867042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Switch for minimizing transistor exposure to high voltage' [patent_app_type] => 1 [patent_app_number] => 8/835763 [patent_app_country] => US [patent_app_date] => 1997-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3449 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867042.pdf [firstpage_image] =>[orig_patent_app_number] => 835763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4004789 [patent_doc_number] => 05923203 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'CMOS soft clipper' [patent_app_type] => 1 [patent_app_number] => 8/825785 [patent_app_country] => US [patent_app_date] => 1997-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 1840 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923203.pdf [firstpage_image] =>[orig_patent_app_number] => 825785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3823238 [patent_doc_number] => 05789963 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Low power consumption mixer and frequency conversion with inter-terminal isolation for stable mixing' [patent_app_type] => 1 [patent_app_number] => 8/825961 [patent_app_country] => US [patent_app_date] => 1997-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4462 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789963.pdf [firstpage_image] =>[orig_patent_app_number] => 825961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796528 [patent_doc_number] => 05841305 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Circuit and method for adjusting duty cycles' [patent_app_type] => 1 [patent_app_number] => 8/821617 [patent_app_country] => US [patent_app_date] => 1997-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2250 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841305.pdf [firstpage_image] =>[orig_patent_app_number] => 821617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3966257 [patent_doc_number] => 05900774 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Direct current differential base voltage generating circuit' [patent_app_type] => 1 [patent_app_number] => 8/821681 [patent_app_country] => US [patent_app_date] => 1997-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3469 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/900/05900774.pdf [firstpage_image] =>[orig_patent_app_number] => 821681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3974943 [patent_doc_number] => 05886554 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Slew-rate limited differential driver with improved skew control' [patent_app_type] => 1 [patent_app_number] => 8/813246 [patent_app_country] => US [patent_app_date] => 1997-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2164 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886554.pdf [firstpage_image] =>[orig_patent_app_number] => 813246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837913 [patent_doc_number] => 05739719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Bias circuit with low sensitivity to threshold variations' [patent_app_type] => 1 [patent_app_number] => 8/810284 [patent_app_country] => US [patent_app_date] => 1997-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5452 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739719.pdf [firstpage_image] =>[orig_patent_app_number] => 810284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3885026 [patent_doc_number] => 05748026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Circuit for converting level of low-amplitude input' [patent_app_type] => 1 [patent_app_number] => 8/796039 [patent_app_country] => US [patent_app_date] => 1997-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 5784 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748026.pdf [firstpage_image] =>[orig_patent_app_number] => 796039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645048 [patent_doc_number] => 06472925 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'Mixer circuit with negative feedback filtering' [patent_app_type] => B1 [patent_app_number] => 08/788837 [patent_app_country] => US [patent_app_date] => 1997-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 13420 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472925.pdf [firstpage_image] =>[orig_patent_app_number] => 08788837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019558 [patent_doc_number] => 05963065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Low offset push-pull amplifier' [patent_app_type] => 1 [patent_app_number] => 8/787301 [patent_app_country] => US [patent_app_date] => 1997-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2072 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963065.pdf [firstpage_image] =>[orig_patent_app_number] => 787301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4011429 [patent_doc_number] => 05859553 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'System and method for a glitchless transition between differing delay paths' [patent_app_type] => 1 [patent_app_number] => 8/779804 [patent_app_country] => US [patent_app_date] => 1997-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2853 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 388 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859553.pdf [firstpage_image] =>[orig_patent_app_number] => 779804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021757 [patent_doc_number] => 05880627 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Low power op-amp circuit with boosted bandwidth' [patent_app_type] => 1 [patent_app_number] => 8/778424 [patent_app_country] => US [patent_app_date] => 1996-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4854 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880627.pdf [firstpage_image] =>[orig_patent_app_number] => 778424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893364 [patent_doc_number] => 05894236 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-13 [patent_title] => 'Output circuit with increased output current' [patent_app_type] => 1 [patent_app_number] => 8/773536 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7446 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/894/05894236.pdf [firstpage_image] =>[orig_patent_app_number] => 773536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4033749 [patent_doc_number] => 05903185 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Hybrid differential pairs for flat transconductance' [patent_app_type] => 1 [patent_app_number] => 8/770460 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2275 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903185.pdf [firstpage_image] =>[orig_patent_app_number] => 770460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3974849 [patent_doc_number] => 05886547 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Circuit and method of controlling mixer linearity' [patent_app_type] => 1 [patent_app_number] => 8/771348 [patent_app_country] => US [patent_app_date] => 1996-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3923 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886547.pdf [firstpage_image] =>[orig_patent_app_number] => 771348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3745649 [patent_doc_number] => 05699189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Single layer anti refelctive fillm for optical-substrates' [patent_app_type] => 1 [patent_app_number] => 8/764166 [patent_app_country] => US [patent_app_date] => 1996-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6560 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699189.pdf [firstpage_image] =>[orig_patent_app_number] => 764166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4032557 [patent_doc_number] => 05883539 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Differential circuit and multiplier' [patent_app_type] => 1 [patent_app_number] => 8/761836 [patent_app_country] => US [patent_app_date] => 1996-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8871 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883539.pdf [firstpage_image] =>[orig_patent_app_number] => 761836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4032638 [patent_doc_number] => 05883544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Integrated circuit actively biasing the threshold voltage of transistors and related methods' [patent_app_type] => 1 [patent_app_number] => 8/758930 [patent_app_country] => US [patent_app_date] => 1996-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3567 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883544.pdf [firstpage_image] =>[orig_patent_app_number] => 758930 [rel_patent_id] =>[rel_patent_doc_number] =>)