Ryan H. Ellis

Array ( [id] => 4050235 [patent_doc_number] => 05874851 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-23 [patent_title] => 'Semiconductor integrated circuit having controllable threshold level' [patent_app_type] => 1 [patent_app_number] => 8/692595 [patent_app_country] => US [patent_app_date] => 1996-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 6135 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/874/05874851.pdf [firstpage_image] =>[orig_patent_app_number] => 692595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867737 [patent_doc_number] => 05796281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Input buffer circuit with hysteresis for noise control' [patent_app_type] => 1 [patent_app_number] => 8/681358 [patent_app_country] => US [patent_app_date] => 1996-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2497 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796281.pdf [firstpage_image] =>[orig_patent_app_number] => 681358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3785009 [patent_doc_number] => 05818294 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Temperature insensitive current source' [patent_app_type] => 1 [patent_app_number] => 8/683373 [patent_app_country] => US [patent_app_date] => 1996-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3308 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818294.pdf [firstpage_image] =>[orig_patent_app_number] => 683373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3801655 [patent_doc_number] => 05781058 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Totem pole driver with cross conduction protection and default low impedance state output' [patent_app_type] => 1 [patent_app_number] => 8/682323 [patent_app_country] => US [patent_app_date] => 1996-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 15303 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/781/05781058.pdf [firstpage_image] =>[orig_patent_app_number] => 682323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796639 [patent_doc_number] => 05841313 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Switch with programmable delay' [patent_app_type] => 1 [patent_app_number] => 8/682153 [patent_app_country] => US [patent_app_date] => 1996-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 19043 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841313.pdf [firstpage_image] =>[orig_patent_app_number] => 682153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424449 [patent_doc_number] => 06177831 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Semiconductor integrated circuit with well potential control circuit' [patent_app_type] => 1 [patent_app_number] => 8/679951 [patent_app_country] => US [patent_app_date] => 1996-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 6164 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/177/06177831.pdf [firstpage_image] =>[orig_patent_app_number] => 679951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784848 [patent_doc_number] => 05818283 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'High power FET switch' [patent_app_type] => 1 [patent_app_number] => 8/678668 [patent_app_country] => US [patent_app_date] => 1996-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2452 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818283.pdf [firstpage_image] =>[orig_patent_app_number] => 678668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3749965 [patent_doc_number] => 05801554 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Semiconductor Integrated circuit device for handling low amplitude signals' [patent_app_type] => 1 [patent_app_number] => 8/674917 [patent_app_country] => US [patent_app_date] => 1996-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 12411 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801554.pdf [firstpage_image] =>[orig_patent_app_number] => 674917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3785023 [patent_doc_number] => 05818295 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Operational amplifier with stabilized DC operations' [patent_app_type] => 1 [patent_app_number] => 8/673999 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4714 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818295.pdf [firstpage_image] =>[orig_patent_app_number] => 673999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750190 [patent_doc_number] => 05801564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Reduced skew differential receiver' [patent_app_type] => 1 [patent_app_number] => 8/671850 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2458 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801564.pdf [firstpage_image] =>[orig_patent_app_number] => 671850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782631 [patent_doc_number] => 05757217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Slow speed driver with controlled slew rate' [patent_app_type] => 1 [patent_app_number] => 8/672412 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7659 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757217.pdf [firstpage_image] =>[orig_patent_app_number] => 672412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3860083 [patent_doc_number] => 05767732 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Circuit for permanently adjusting a circuit element value in a semiconductor integrated circuit using fuse elements' [patent_app_type] => 1 [patent_app_number] => 8/671146 [patent_app_country] => US [patent_app_date] => 1996-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4370 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/767/05767732.pdf [firstpage_image] =>[orig_patent_app_number] => 671146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3742846 [patent_doc_number] => 05699010 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Differential amplifier circuit' [patent_app_type] => 1 [patent_app_number] => 8/667708 [patent_app_country] => US [patent_app_date] => 1996-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4088 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699010.pdf [firstpage_image] =>[orig_patent_app_number] => 667708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893234 [patent_doc_number] => 05714897 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Phase-shifted triangle wave generator' [patent_app_type] => 1 [patent_app_number] => 8/666746 [patent_app_country] => US [patent_app_date] => 1996-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 8545 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/714/05714897.pdf [firstpage_image] =>[orig_patent_app_number] => 666746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4004566 [patent_doc_number] => 05923188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Clock signal distribution circuit of tree structure with minimized skew' [patent_app_type] => 1 [patent_app_number] => 8/662006 [patent_app_country] => US [patent_app_date] => 1996-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 4994 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923188.pdf [firstpage_image] =>[orig_patent_app_number] => 662006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3906022 [patent_doc_number] => 05751186 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Operational amplifier circuit with an extended input voltage range' [patent_app_type] => 1 [patent_app_number] => 8/659585 [patent_app_country] => US [patent_app_date] => 1996-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6678 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751186.pdf [firstpage_image] =>[orig_patent_app_number] => 659585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791635 [patent_doc_number] => 05821809 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'CMOS high-speed differential to single-ended converter circuit' [patent_app_type] => 1 [patent_app_number] => 8/652056 [patent_app_country] => US [patent_app_date] => 1996-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2951 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821809.pdf [firstpage_image] =>[orig_patent_app_number] => 652056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836983 [patent_doc_number] => 05760613 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Method and corresponding circuit detecting an open load' [patent_app_type] => 1 [patent_app_number] => 8/648502 [patent_app_country] => US [patent_app_date] => 1996-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5025 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760613.pdf [firstpage_image] =>[orig_patent_app_number] => 648502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3747002 [patent_doc_number] => 05754069 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Mechanism for automatically enabling and disabling clock signals' [patent_app_type] => 1 [patent_app_number] => 8/644178 [patent_app_country] => US [patent_app_date] => 1996-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4906 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754069.pdf [firstpage_image] =>[orig_patent_app_number] => 644178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139965 [patent_doc_number] => 06147545 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Bridge control circuit for eliminating shoot-through current' [patent_app_type] => 1 [patent_app_number] => 8/642811 [patent_app_country] => US [patent_app_date] => 1996-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1968 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147545.pdf [firstpage_image] =>[orig_patent_app_number] => 642811 [rel_patent_id] =>[rel_patent_doc_number] =>)