Ryan Johnson

Array ( [id] => 20557122 [patent_doc_number] => 20260056908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-26 [patent_title] => ARM-based NVLink AI Accelerators and Memory Switches [patent_app_type] => utility [patent_app_number] => 19/371952 [patent_app_country] => US [patent_app_date] => 2025-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 193861 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19371952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20446691 [patent_doc_number] => 20260003410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => AUTOMATIC CIRCUIT ALLOCATION OF REMOTE DEVICES IN A MULTl-POWER SUPPLY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/320402 [patent_app_country] => US [patent_app_date] => 2025-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -28 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19320402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20446692 [patent_doc_number] => 20260003411 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => AUTOMATIC CIRCUIT ALLOCATION OF REMOTE DEVICES IN A MULTl-POWER SUPPLY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/320420 [patent_app_country] => US [patent_app_date] => 2025-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -28 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19320420 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19864748 [patent_doc_number] => 20250103534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-27 [patent_title] => DATA CONVEYANCE AND COMMUNICATION OF THREE OR MORE LVDC ENABLED DEVICES [patent_app_type] => utility [patent_app_number] => 18/973148 [patent_app_country] => US [patent_app_date] => 2024-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19707 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -4 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18973148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20027386 [patent_doc_number] => 20250165608 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-22 [patent_title] => DEVICE SELF-MITIGATION OF ELECTRICAL TRANSIENTS [patent_app_type] => utility [patent_app_number] => 18/958140 [patent_app_country] => US [patent_app_date] => 2024-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18958140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20042883 [patent_doc_number] => 20250181105 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => COMPUTER SYSTEM CONFIGURED TO PERFORM A WAITING DELAY [patent_app_type] => utility [patent_app_number] => 18/952560 [patent_app_country] => US [patent_app_date] => 2024-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1096 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20680125 [patent_doc_number] => 20260118941 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-30 [patent_title] => SYSTEM AND METHOD FOR REDUCED ENERGY LOGGER MODE FOR POWERED TRACKERS [patent_app_type] => utility [patent_app_number] => 18/933863 [patent_app_country] => US [patent_app_date] => 2024-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1111 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18933863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20051820 [patent_doc_number] => 20250190042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => Systems and Methods for Mitigating Power Fluctuations [patent_app_type] => utility [patent_app_number] => 18/925259 [patent_app_country] => US [patent_app_date] => 2024-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2452 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18925259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20659029 [patent_doc_number] => 20260111072 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-23 [patent_title] => MULTI-MODULE POWER MANAGEMENT [patent_app_type] => utility [patent_app_number] => 18/922284 [patent_app_country] => US [patent_app_date] => 2024-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18922284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19725922 [patent_doc_number] => 20250028673 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-23 [patent_title] => NETWORKS ON CHIP (NOC) FOR MANY-CORE NEURAL NETWORK ACCELERATOR [patent_app_type] => utility [patent_app_number] => 18/908649 [patent_app_country] => US [patent_app_date] => 2024-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11439 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18908649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20641249 [patent_doc_number] => 20260099606 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-09 [patent_title] => Context Aware Pre-Boot Seamless Security Acceleration Protocol with Arm Trust Zone for UEFI Firmware Services [patent_app_type] => utility [patent_app_number] => 18/905338 [patent_app_country] => US [patent_app_date] => 2024-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5570 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18905338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19878270 [patent_doc_number] => 20250110527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-03 [patent_title] => Global and Local Clock Distribution Networks for Multiprocessor Systems [patent_app_type] => utility [patent_app_number] => 18/897452 [patent_app_country] => US [patent_app_date] => 2024-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10348 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18897452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19686422 [patent_doc_number] => 20250004967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => METHOD AND SYSTEM FOR MAKING FUNCTIONAL DEVICES AVAILABLE TO PARTICIPANTS OF MEETINGS [patent_app_type] => utility [patent_app_number] => 18/828786 [patent_app_country] => US [patent_app_date] => 2024-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14771 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18828786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20570569 [patent_doc_number] => 20260064493 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-05 [patent_title] => METHOD, SYSTEM AND COMPUTER READABLE MEDIA FOR SUSTAINABLE UTILIZATION OF LARGE LANGUAGE MODELS [patent_app_type] => utility [patent_app_number] => 18/819896 [patent_app_country] => US [patent_app_date] => 2024-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11551 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18819896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19644963 [patent_doc_number] => 20240419483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-19 [patent_title] => INTERRUPT HANDLING [patent_app_type] => utility [patent_app_number] => 18/819753 [patent_app_country] => US [patent_app_date] => 2024-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13946 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18819753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19632892 [patent_doc_number] => 20240411341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-12 [patent_title] => INTERRUPT HANDLING METHOD AND APPARATUS FOR SLOW PERIPHERALS [patent_app_type] => utility [patent_app_number] => 18/804364 [patent_app_country] => US [patent_app_date] => 2024-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4674 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18804364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19892177 [patent_doc_number] => 20250117489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-10 [patent_title] => IDENTIFIER GENERATION SYSTEM FOR ELECTRONIC DEVICE AND METHOD OF OPERATING SAME [patent_app_type] => utility [patent_app_number] => 18/772876 [patent_app_country] => US [patent_app_date] => 2024-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10845 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20745889 [patent_doc_number] => 12645802 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-02 [patent_title] => Secure and dynamic independent diagnostics module injections to support an independent diagnostics module during preboot diagnostics [patent_app_type] => utility [patent_app_number] => 18/765872 [patent_app_country] => US [patent_app_date] => 2024-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5708 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18765872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19713329 [patent_doc_number] => 20250023471 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-16 [patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, ELECTRICAL APPARATUS, AND VEHICLE [patent_app_type] => utility [patent_app_number] => 18/764680 [patent_app_country] => US [patent_app_date] => 2024-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3577 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18764680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19689256 [patent_doc_number] => 20250007801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => SMART POWER CONNECTOR [patent_app_type] => utility [patent_app_number] => 18/754852 [patent_app_country] => US [patent_app_date] => 2024-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4061 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754852 [rel_patent_id] =>[rel_patent_doc_number] =>)