
Ryan M. Stiglic
Examiner (ID: 10733)
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2111, 6213, 2185, 2112, OPQA |
| Total Applications | 589 |
| Issued Applications | 426 |
| Pending Applications | 10 |
| Abandoned Applications | 155 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8438120
[patent_doc_number] => 08285904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Flexible notification mechanism for user-level interrupts'
[patent_app_type] => utility
[patent_app_number] => 12/633034
[patent_app_country] => US
[patent_app_date] => 2009-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6860
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12633034
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/633034 | Flexible notification mechanism for user-level interrupts | Dec 7, 2009 | Issued |
Array
(
[id] => 5932396
[patent_doc_number] => 20110040913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'USER-LEVEL INTERRUPT MECHANISM FOR MULTI-CORE ARCHITECTURES'
[patent_app_type] => utility
[patent_app_number] => 12/633007
[patent_app_country] => US
[patent_app_date] => 2009-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6881
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20110040913.pdf
[firstpage_image] =>[orig_patent_app_number] => 12633007
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/633007 | User-level interrupt mechanism for multi-core architectures | Dec 7, 2009 | Issued |
Array
(
[id] => 9029530
[patent_doc_number] => 08539127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-17
[patent_title] => 'Linkup state generating method, information processing apparatus, and linkup state generating program'
[patent_app_type] => utility
[patent_app_number] => 12/630430
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9934
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12630430
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630430 | Linkup state generating method, information processing apparatus, and linkup state generating program | Dec 2, 2009 | Issued |
Array
(
[id] => 6189146
[patent_doc_number] => 20110125942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'SIGNAL SWING TRIMMING APPARATUS AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/626630
[patent_app_country] => US
[patent_app_date] => 2009-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2767
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20110125942.pdf
[firstpage_image] =>[orig_patent_app_number] => 12626630
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/626630 | Signal swing trimming apparatus and method thereof | Nov 25, 2009 | Issued |
Array
(
[id] => 6609231
[patent_doc_number] => 20100131692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-27
[patent_title] => 'BUS BRIDGE APPARATUS AND BUS BRIDGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/623804
[patent_app_country] => US
[patent_app_date] => 2009-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2928
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20100131692.pdf
[firstpage_image] =>[orig_patent_app_number] => 12623804
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/623804 | BUS BRIDGE APPARATUS AND BUS BRIDGE SYSTEM | Nov 22, 2009 | Abandoned |
Array
(
[id] => 8349105
[patent_doc_number] => 20120210028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'SERVICE SCHEDULING SYSTEM AND METHOD, AND CONTROL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/258410
[patent_app_country] => US
[patent_app_date] => 2009-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4849
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13258410
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/258410 | SERVICE SCHEDULING SYSTEM AND METHOD, AND CONTROL DEVICE | Nov 8, 2009 | Abandoned |
Array
(
[id] => 6478460
[patent_doc_number] => 20100191889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'MEMORY STRUCTURE TO STORE INTERRUPT STATE FOR INACTIVE GUESTS'
[patent_app_type] => utility
[patent_app_number] => 12/611622
[patent_app_country] => US
[patent_app_date] => 2009-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 16573
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20100191889.pdf
[firstpage_image] =>[orig_patent_app_number] => 12611622
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/611622 | Memory structure to store interrupt state for inactive guests | Nov 2, 2009 | Issued |
Array
(
[id] => 6451447
[patent_doc_number] => 20100105431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-29
[patent_title] => 'ELECTRONIC DEVICE HAVING PROJECTION FUNCTIONALITY'
[patent_app_type] => utility
[patent_app_number] => 12/604406
[patent_app_country] => US
[patent_app_date] => 2009-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3640
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20100105431.pdf
[firstpage_image] =>[orig_patent_app_number] => 12604406
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/604406 | Electronic device having projection functionality | Oct 22, 2009 | Issued |
Array
(
[id] => 6252737
[patent_doc_number] => 20100138583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'REMOTE ACCESS GATEWAY FOR SEMICONDUCTOR PROCESSING EQUIPMENT'
[patent_app_type] => utility
[patent_app_number] => 12/603333
[patent_app_country] => US
[patent_app_date] => 2009-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5777
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20100138583.pdf
[firstpage_image] =>[orig_patent_app_number] => 12603333
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/603333 | Remote access gateway for semiconductor processing equipment | Oct 20, 2009 | Issued |
Array
(
[id] => 6563704
[patent_doc_number] => 20100017549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'MECHANISM TO FLEXIBLY SUPPORT MULTIPLE DEVICE NUMBERS ON POINT-TO-POINT INTERCONNECT UPSTREAM PORTS'
[patent_app_type] => utility
[patent_app_number] => 12/569822
[patent_app_country] => US
[patent_app_date] => 2009-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20100017549.pdf
[firstpage_image] =>[orig_patent_app_number] => 12569822
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/569822 | Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports | Sep 28, 2009 | Issued |
Array
(
[id] => 9102599
[patent_doc_number] => 08566493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Interrupt controller and methods of operation'
[patent_app_type] => utility
[patent_app_number] => 13/063674
[patent_app_country] => US
[patent_app_date] => 2009-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 6450
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13063674
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/063674 | Interrupt controller and methods of operation | Aug 27, 2009 | Issued |
Array
(
[id] => 5932624
[patent_doc_number] => 20110040987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'TIME AVERAGED DYNAMIC PHASE SHEDDING'
[patent_app_type] => utility
[patent_app_number] => 12/540048
[patent_app_country] => US
[patent_app_date] => 2009-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4050
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20110040987.pdf
[firstpage_image] =>[orig_patent_app_number] => 12540048
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/540048 | TIME AVERAGED DYNAMIC PHASE SHEDDING | Aug 11, 2009 | Abandoned |
Array
(
[id] => 8460912
[patent_doc_number] => 08296596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Computer system capable of dynamically modulating core-voltage and clock frequency of CPU'
[patent_app_type] => utility
[patent_app_number] => 12/538983
[patent_app_country] => US
[patent_app_date] => 2009-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5651
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12538983
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/538983 | Computer system capable of dynamically modulating core-voltage and clock frequency of CPU | Aug 10, 2009 | Issued |
Array
(
[id] => 8460913
[patent_doc_number] => 08296597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Computer system capable of dynamically modulating operation voltage and frequency of CPU'
[patent_app_type] => utility
[patent_app_number] => 12/539100
[patent_app_country] => US
[patent_app_date] => 2009-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3995
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12539100
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/539100 | Computer system capable of dynamically modulating operation voltage and frequency of CPU | Aug 10, 2009 | Issued |
Array
(
[id] => 8285727
[patent_doc_number] => 08219842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-10
[patent_title] => 'Computer system and method for energy-saving operation of a computer system'
[patent_app_type] => utility
[patent_app_number] => 12/536851
[patent_app_country] => US
[patent_app_date] => 2009-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5604
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12536851
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/536851 | Computer system and method for energy-saving operation of a computer system | Aug 5, 2009 | Issued |
Array
(
[id] => 6227707
[patent_doc_number] => 20100058098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'CONVEYANCE CONTROL SYSTEM AND CONVEYANCE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/533177
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5612
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20100058098.pdf
[firstpage_image] =>[orig_patent_app_number] => 12533177
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533177 | Conveyance control system and conveyance control method | Jul 30, 2009 | Issued |
Array
(
[id] => 6262441
[patent_doc_number] => 20100030935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-04
[patent_title] => 'Modbus Register Data Reformatting'
[patent_app_type] => utility
[patent_app_number] => 12/533397
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3542
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20100030935.pdf
[firstpage_image] =>[orig_patent_app_number] => 12533397
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533397 | Modbus register data formatting | Jul 30, 2009 | Issued |
Array
(
[id] => 7756389
[patent_doc_number] => 08112571
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-02-07
[patent_title] => 'Signal connection device and method'
[patent_app_type] => utility
[patent_app_number] => 12/508349
[patent_app_country] => US
[patent_app_date] => 2009-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6489
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/112/08112571.pdf
[firstpage_image] =>[orig_patent_app_number] => 12508349
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/508349 | Signal connection device and method | Jul 22, 2009 | Issued |
Array
(
[id] => 6198043
[patent_doc_number] => 20110029801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'Method and System for Balancing Receive-Side Supply Load'
[patent_app_type] => utility
[patent_app_number] => 12/922947
[patent_app_country] => US
[patent_app_date] => 2009-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3498
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20110029801.pdf
[firstpage_image] =>[orig_patent_app_number] => 12922947
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/922947 | Method and system for balancing receive-side supply load | Jul 6, 2009 | Issued |
Array
(
[id] => 6405398
[patent_doc_number] => 20100149071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'Convenient Configurations for Secondary Mini Monitors'
[patent_app_type] => utility
[patent_app_number] => 12/498388
[patent_app_country] => US
[patent_app_date] => 2009-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3121
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20100149071.pdf
[firstpage_image] =>[orig_patent_app_number] => 12498388
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/498388 | Convenient Configurations for Secondary Mini Monitors | Jul 6, 2009 | Abandoned |