Ryan M. Stiglic

Array ( [id] => 7038045 [patent_doc_number] => 20050157479 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-21 [patent_title] => 'Bus device insertion and removal system' [patent_app_type] => utility [patent_app_number] => 10/759819 [patent_app_country] => US [patent_app_date] => 2004-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6206 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20050157479.pdf [firstpage_image] =>[orig_patent_app_number] => 10759819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7328626 [patent_doc_number] => 20040139266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Communication interface method' [patent_app_type] => new [patent_app_number] => 10/745885 [patent_app_country] => US [patent_app_date] => 2003-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 2930 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0139/20040139266.pdf [firstpage_image] =>[orig_patent_app_number] => 10745885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6994543 [patent_doc_number] => 20050134321 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Interface for serial data communication' [patent_app_type] => utility [patent_app_number] => 10/732063 [patent_app_country] => US [patent_app_date] => 2003-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3862 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20050134321.pdf [firstpage_image] =>[orig_patent_app_number] => 10732063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7472360 [patent_doc_number] => 20040199741 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Operating memory components' [patent_app_type] => new [patent_app_number] => 10/729873 [patent_app_country] => US [patent_app_date] => 2003-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3593 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20040199741.pdf [firstpage_image] =>[orig_patent_app_number] => 10729873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6919768 [patent_doc_number] => 20050097255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'I2C device including bus switches and programmable address' [patent_app_type] => utility [patent_app_number] => 10/698065 [patent_app_country] => US [patent_app_date] => 2003-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6041 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20050097255.pdf [firstpage_image] =>[orig_patent_app_number] => 10698065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7300281 [patent_doc_number] => 20040215867 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Control chip, circuit and method thereof for inhibiting bus cycle' [patent_app_type] => new [patent_app_number] => 10/697773 [patent_app_country] => US [patent_app_date] => 2003-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2480 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20040215867.pdf [firstpage_image] =>[orig_patent_app_number] => 10697773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7166712 [patent_doc_number] => 20050086413 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Capacity Expansion of Flash Memory Device with a Daisy-Chainable Structure and an Integrated Hub' [patent_app_type] => utility [patent_app_number] => 10/605636 [patent_app_country] => US [patent_app_date] => 2003-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4040 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20050086413.pdf [firstpage_image] =>[orig_patent_app_number] => 10605636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7245300 [patent_doc_number] => 20050080978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-14 [patent_title] => 'Processor surrogate for use in multiprocessor systems and multiprocessor system using same' [patent_app_type] => utility [patent_app_number] => 10/683859 [patent_app_country] => US [patent_app_date] => 2003-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5005 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20050080978.pdf [firstpage_image] =>[orig_patent_app_number] => 10683859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7341083 [patent_doc_number] => 20040133695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-08 [patent_title] => 'Network-storage apparatus for high-speed streaming data transmission through network' [patent_app_type] => new [patent_app_number] => 10/676116 [patent_app_country] => US [patent_app_date] => 2003-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3963 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20040133695.pdf [firstpage_image] =>[orig_patent_app_number] => 10676116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7013442 [patent_doc_number] => 20050066106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Input/output unit access switching system and method' [patent_app_type] => utility [patent_app_number] => 10/667074 [patent_app_country] => US [patent_app_date] => 2003-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2489 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20050066106.pdf [firstpage_image] =>[orig_patent_app_number] => 10667074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162924 [patent_doc_number] => 20040076048 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Universal serial bus flash bay' [patent_app_type] => new [patent_app_number] => 10/664388 [patent_app_country] => US [patent_app_date] => 2003-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2703 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076048.pdf [firstpage_image] =>[orig_patent_app_number] => 10664388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7282240 [patent_doc_number] => 20040064617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Information processing apparatus, information processing method, recording medium and program' [patent_app_type] => new [patent_app_number] => 10/663422 [patent_app_country] => US [patent_app_date] => 2003-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 13025 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20040064617.pdf [firstpage_image] =>[orig_patent_app_number] => 10663422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7128974 [patent_doc_number] => 20050060456 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Method and apparatus for multi-port memory controller' [patent_app_type] => utility [patent_app_number] => 10/663328 [patent_app_country] => US [patent_app_date] => 2003-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5806 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20050060456.pdf [firstpage_image] =>[orig_patent_app_number] => 10663328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 457851 [patent_doc_number] => 07249213 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Memory device operable with a plurality of protocols with configuration data stored in non-volatile storage elements' [patent_app_type] => utility [patent_app_number] => 10/643249 [patent_app_country] => US [patent_app_date] => 2003-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2938 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/249/07249213.pdf [firstpage_image] =>[orig_patent_app_number] => 10643249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7473817 [patent_doc_number] => 20040054832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'Interrupt-controller with prioity specification' [patent_app_type] => new [patent_app_number] => 10/450799 [patent_app_country] => US [patent_app_date] => 2003-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1833 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20040054832.pdf [firstpage_image] =>[orig_patent_app_number] => 10450799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 684606 [patent_doc_number] => 07085867 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Methods and structure for SCSI2 to SCSI3 reservation protocol mapping' [patent_app_type] => utility [patent_app_number] => 10/635887 [patent_app_country] => US [patent_app_date] => 2003-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7700 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085867.pdf [firstpage_image] =>[orig_patent_app_number] => 10635887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 684625 [patent_doc_number] => 07085876 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'USB controlling apparatus for data transfer between computers and method for the same' [patent_app_type] => utility [patent_app_number] => 10/617722 [patent_app_country] => US [patent_app_date] => 2003-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1909 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085876.pdf [firstpage_image] =>[orig_patent_app_number] => 10617722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7166691 [patent_doc_number] => 20050086408 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'MS silicon card with bi-interface' [patent_app_type] => utility [patent_app_number] => 10/617802 [patent_app_country] => US [patent_app_date] => 2003-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1900 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20050086408.pdf [firstpage_image] =>[orig_patent_app_number] => 10617802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7091738 [patent_doc_number] => 20050010705 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Computer apparatus and method for autonomically detecting system reconfiguration and maintaining persistent I/O bus numbering' [patent_app_type] => utility [patent_app_number] => 10/616683 [patent_app_country] => US [patent_app_date] => 2003-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6509 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20050010705.pdf [firstpage_image] =>[orig_patent_app_number] => 10616683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7063093 [patent_doc_number] => 20050005050 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Memory bus assignment for functional devices in an audio/video signal processing system' [patent_app_type] => utility [patent_app_number] => 10/614676 [patent_app_country] => US [patent_app_date] => 2003-07-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5695 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20050005050.pdf [firstpage_image] =>[orig_patent_app_number] => 10614676 [rel_patent_id] =>[rel_patent_doc_number] =>)