Sadie White

Array ( [id] => 20487451 [patent_doc_number] => 20260023650 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-22 [patent_title] => APPARATUS FOR MANAGING VERIFICATION PROCESS IN STORAGE SYSTEM [patent_app_type] => utility [patent_app_number] => 19/073289 [patent_app_country] => US [patent_app_date] => 2025-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19073289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20447026 [patent_doc_number] => 20260003748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => STORAGE SYSTEM AND STORAGE SYSTEM CONTROL METHOD [patent_app_type] => utility [patent_app_number] => 19/070984 [patent_app_country] => US [patent_app_date] => 2025-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4523 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19070984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20543638 [patent_doc_number] => 20260050529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-19 [patent_title] => DATA ANOMALY DETECTION, NOTIFICATION, AND MANAGEMENT [patent_app_type] => utility [patent_app_number] => 19/001949 [patent_app_country] => US [patent_app_date] => 2024-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8303 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19001949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20428300 [patent_doc_number] => 20250390392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-25 [patent_title] => SERVER SYSTEM AND CIRCUIT VERIFICATION METHOD [patent_app_type] => utility [patent_app_number] => 18/999950 [patent_app_country] => US [patent_app_date] => 2024-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18999950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20101900 [patent_doc_number] => 20250231836 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => DOUBLE DEVICE DATA CORRECTION FOR REDUNDANT- ARRAY-OF-INDEPENDENT-DISKS-BASED SYSTEMS [patent_app_type] => utility [patent_app_number] => 18/985888 [patent_app_country] => US [patent_app_date] => 2024-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6970 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18985888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19848912 [patent_doc_number] => 20250094263 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => PAUSING MEMORY SYSTEM BASED ON CRITICAL EVENT [patent_app_type] => utility [patent_app_number] => 18/959406 [patent_app_country] => US [patent_app_date] => 2024-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9276 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18959406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20009612 [patent_doc_number] => 20250147834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-08 [patent_title] => DETECTING INJECTION OF FAULTS IN PROGRAM COUNTERS ALTERING EXECUTION OF BASIC BLOCKS OF INSTRUCTIONS [patent_app_type] => utility [patent_app_number] => 18/940296 [patent_app_country] => US [patent_app_date] => 2024-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2459 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18940296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20337956 [patent_doc_number] => 20250342076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-06 [patent_title] => MEMORY SYSTEM FOR SETTING FAIL FLAG IN FAIL MEMORY UNIT AND METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 18/938158 [patent_app_country] => US [patent_app_date] => 2024-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18938158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20601794 [patent_doc_number] => 20260079804 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-19 [patent_title] => DEVICE ERROR PRIORITY ASSIGNMENT GENERATION FOR SMART CART SYSTEMS [patent_app_type] => utility [patent_app_number] => 18/890517 [patent_app_country] => US [patent_app_date] => 2024-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1408 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 358 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18890517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19772059 [patent_doc_number] => 20250053485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => NEURAL NETWORK QUANTIZATION PARAMETER DETERMINATION METHOD AND RELATED PRODUCTS [patent_app_type] => utility [patent_app_number] => 18/820594 [patent_app_country] => US [patent_app_date] => 2024-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 121713 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20537491 [patent_doc_number] => 12554568 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-17 [patent_title] => Method for controlling baseboard management controller of node server and system thereof [patent_app_type] => utility [patent_app_number] => 19/115729 [patent_app_country] => US [patent_app_date] => 2024-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3425 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 327 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19115729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19864671 [patent_doc_number] => 20250103457 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-27 [patent_title] => PREDICTIVE MONITORING OF SOFTWARE APPLICATION FRAMEWORKS USING MACHINE-LEARNING-BASED TECHNIQUES [patent_app_type] => utility [patent_app_number] => 18/816080 [patent_app_country] => US [patent_app_date] => 2024-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17701 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18816080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19633184 [patent_doc_number] => 20240411633 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-12 [patent_title] => COMPUTER-BASED SYSTEMS INVOLVING PIPELINE AND/OR MACHINE LEARNING ASPECTS CONFIGURED TO GENERATE PREDICTIONS FOR BATCH AUTOMATION/PROCESSES AND METHODS OF USE THEREOF [patent_app_type] => utility [patent_app_number] => 18/808832 [patent_app_country] => US [patent_app_date] => 2024-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16425 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18808832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19603276 [patent_doc_number] => 20240394156 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-28 [patent_title] => MANAGING REFERENCE SNAPSHOTS ACROSS MULTIPLE SITES FOR EFFICIENT FAILOVER/FAILBACK [patent_app_type] => utility [patent_app_number] => 18/797741 [patent_app_country] => US [patent_app_date] => 2024-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6576 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -24 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18797741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20195481 [patent_doc_number] => 20250272191 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-28 [patent_title] => MEMORY DEVICE USING WEAR LEVELING WITH SHARED SCRUB LOOP [patent_app_type] => utility [patent_app_number] => 18/783315 [patent_app_country] => US [patent_app_date] => 2024-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9195 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18783315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20529067 [patent_doc_number] => 12547502 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-10 [patent_title] => Version rollback for cloud-based applications [patent_app_type] => utility [patent_app_number] => 18/780000 [patent_app_country] => US [patent_app_date] => 2024-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2188 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18780000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20487464 [patent_doc_number] => 20260023663 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-22 [patent_title] => TECHNIQUES FOR EFFICIENTLY TRANSITIONING OBJECT GROUPS TO LOW RPO REPLICATION MODE [patent_app_type] => utility [patent_app_number] => 18/778087 [patent_app_country] => US [patent_app_date] => 2024-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 34134 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18778087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20487456 [patent_doc_number] => 20260023655 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-22 [patent_title] => LOW-LATENCY HARDWARE ACCELERATOR AND PERSISTENT MEMORY FOR INLINE DEDUPLICATION SYSTEMS [patent_app_type] => utility [patent_app_number] => 18/776543 [patent_app_country] => US [patent_app_date] => 2024-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4869 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18776543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19819138 [patent_doc_number] => 20250077345 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => HOST ERROR CONTROL MATRIX [patent_app_type] => utility [patent_app_number] => 18/775974 [patent_app_country] => US [patent_app_date] => 2024-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10909 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18775974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20117401 [patent_doc_number] => 12367107 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-07-22 [patent_title] => Content indexing of files in virtual disk block-level backup copies [patent_app_type] => utility [patent_app_number] => 18/762887 [patent_app_country] => US [patent_app_date] => 2024-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 21 [patent_no_of_words] => 32910 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18762887 [rel_patent_id] =>[rel_patent_doc_number] =>)