Salvatore A Cangialosi

Array ( [id] => 739486 [patent_doc_number] => 07039745 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-02 [patent_title] => 'Control system including controller and field devices' [patent_app_type] => utility [patent_app_number] => 10/831180 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6988 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/039/07039745.pdf [firstpage_image] =>[orig_patent_app_number] => 10831180 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7321186 [patent_doc_number] => 20040225824 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-11 [patent_title] => 'Network of computing devices including a repeater for distributed arbitration digital data buses' [patent_app_type] => new [patent_app_number] => 10/824072 [patent_app_country] => US [patent_app_date] => 2004-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 24005 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0225/20040225824.pdf [firstpage_image] =>[orig_patent_app_number] => 10824072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 908335 [patent_doc_number] => 07337258 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-02-26 [patent_title] => 'Dynamically allocating devices to buses' [patent_app_type] => utility [patent_app_number] => 10/823155 [patent_app_country] => US [patent_app_date] => 2004-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3829 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/337/07337258.pdf [firstpage_image] =>[orig_patent_app_number] => 10823155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 684622 [patent_doc_number] => 07085874 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Synchronous/asynchronous bridge circuit for improved transfer of data between two circuits' [patent_app_type] => utility [patent_app_number] => 10/815980 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5569 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085874.pdf [firstpage_image] =>[orig_patent_app_number] => 10815980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999491 [patent_doc_number] => 20050138246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'SERIAL/PARALLEL DATA TRANSFORMER MODULE AND RELATED COMPUTER SYSTEM' [patent_app_type] => utility [patent_app_number] => 10/708947 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3604 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20050138246.pdf [firstpage_image] =>[orig_patent_app_number] => 10708947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 524317 [patent_doc_number] => 07197588 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-27 [patent_title] => 'Interrupt scheme for an Input/Output device' [patent_app_type] => utility [patent_app_number] => 10/816435 [patent_app_country] => US [patent_app_date] => 2004-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7781 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/197/07197588.pdf [firstpage_image] =>[orig_patent_app_number] => 10816435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6962071 [patent_doc_number] => 20050216638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Virtual bus interface production of header-type fields from data-type fields' [patent_app_type] => utility [patent_app_number] => 10/812150 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7075 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20050216638.pdf [firstpage_image] =>[orig_patent_app_number] => 10812150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7196116 [patent_doc_number] => 20040205279 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-14 [patent_title] => 'Bus communication system by unrestrained connection and a communication control method therefor' [patent_app_type] => new [patent_app_number] => 10/808560 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 12516 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20040205279.pdf [firstpage_image] =>[orig_patent_app_number] => 10808560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 649004 [patent_doc_number] => 07120723 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'System and method for memory hub-based expansion bus' [patent_app_type] => utility [patent_app_number] => 10/810229 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5379 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/120/07120723.pdf [firstpage_image] =>[orig_patent_app_number] => 10810229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6962109 [patent_doc_number] => 20050216647 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Bus configuration multiplexer' [patent_app_type] => utility [patent_app_number] => 10/808881 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8355 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20050216647.pdf [firstpage_image] =>[orig_patent_app_number] => 10808881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7112718 [patent_doc_number] => 20050210174 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'System and method for forwarding interrupt requests' [patent_app_type] => utility [patent_app_number] => 10/804873 [patent_app_country] => US [patent_app_date] => 2004-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4135 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20050210174.pdf [firstpage_image] =>[orig_patent_app_number] => 10804873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 721544 [patent_doc_number] => 07054967 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-30 [patent_title] => 'SRAM bus architecture and interconnect to an FPGA' [patent_app_type] => utility [patent_app_number] => 10/802577 [patent_app_country] => US [patent_app_date] => 2004-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 5552 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/054/07054967.pdf [firstpage_image] =>[orig_patent_app_number] => 10802577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 623193 [patent_doc_number] => 07143220 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-28 [patent_title] => 'Apparatus and method for granting concurrent ownership to support heterogeneous agents in on-chip busses having different grant-to-valid latencies' [patent_app_type] => utility [patent_app_number] => 10/797771 [patent_app_country] => US [patent_app_date] => 2004-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 4001 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/143/07143220.pdf [firstpage_image] =>[orig_patent_app_number] => 10797771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7472143 [patent_doc_number] => 20040199701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Bus system and method for exchanging data' [patent_app_type] => new [patent_app_number] => 10/484141 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1455 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20040199701.pdf [firstpage_image] =>[orig_patent_app_number] => 10484141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7277441 [patent_doc_number] => 20040236892 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Method, system and device for a processor to access devices of different speeds using a standard memory bus' [patent_app_type] => new [patent_app_number] => 10/793360 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4521 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20040236892.pdf [firstpage_image] =>[orig_patent_app_number] => 10793360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 465752 [patent_doc_number] => 07243175 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-10 [patent_title] => 'I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures' [patent_app_type] => utility [patent_app_number] => 10/792168 [patent_app_country] => US [patent_app_date] => 2004-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 27 [patent_no_of_words] => 8640 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/243/07243175.pdf [firstpage_image] =>[orig_patent_app_number] => 10792168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 695173 [patent_doc_number] => 07076585 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-11 [patent_title] => 'System bus controller and the method thereof' [patent_app_type] => utility [patent_app_number] => 10/708274 [patent_app_country] => US [patent_app_date] => 2004-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4526 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/076/07076585.pdf [firstpage_image] =>[orig_patent_app_number] => 10708274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7343163 [patent_doc_number] => 20040246992 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Method for bridging a upnp network and a havi network' [patent_app_type] => new [patent_app_number] => 10/487185 [patent_app_country] => US [patent_app_date] => 2004-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4492 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246992.pdf [firstpage_image] =>[orig_patent_app_number] => 10487185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 418105 [patent_doc_number] => 07281072 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-09 [patent_title] => 'Redundant external storage virtualization computer system' [patent_app_type] => utility [patent_app_number] => 10/708242 [patent_app_country] => US [patent_app_date] => 2004-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 12989 [patent_no_of_claims] => 129 [patent_no_of_ind_claims] => 72 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/281/07281072.pdf [firstpage_image] =>[orig_patent_app_number] => 10708242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 730955 [patent_doc_number] => 07047347 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-16 [patent_title] => 'Data transfer method for Universal Serial Bus device' [patent_app_type] => utility [patent_app_number] => 10/708174 [patent_app_country] => US [patent_app_date] => 2004-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2087 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/047/07047347.pdf [firstpage_image] =>[orig_patent_app_number] => 10708174 [rel_patent_id] =>[rel_patent_doc_number] =>)