| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 8193099
[patent_doc_number] => 20120119393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'INTEGRATED CIRCUIT PACKAGING SYSTEM WITH FLEXIBLE SUBSTRATE AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/948756
[patent_app_country] => US
[patent_app_date] => 2010-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8516
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119393.pdf
[firstpage_image] =>[orig_patent_app_number] => 12948756
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/948756 | Integrated circuit packaging system with foldable substrate and method of manufacture thereof | Nov 16, 2010 | Issued |
Array
(
[id] => 8192785
[patent_doc_number] => 20120119241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'Etendue and Light Extraction System and Method'
[patent_app_type] => utility
[patent_app_number] => 12/948727
[patent_app_country] => US
[patent_app_date] => 2010-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9159
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119241.pdf
[firstpage_image] =>[orig_patent_app_number] => 12948727
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/948727 | Etendue and Light Extraction System and Method | Nov 16, 2010 | Abandoned |
Array
(
[id] => 7750617
[patent_doc_number] => 20120025390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/948262
[patent_app_country] => US
[patent_app_date] => 2010-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20120025390.pdf
[firstpage_image] =>[orig_patent_app_number] => 12948262
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/948262 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Nov 16, 2010 | Abandoned |
Array
(
[id] => 5996844
[patent_doc_number] => 20110115043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'SOLID-STATE IMAGE SENSOR AND IMAGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/948357
[patent_app_country] => US
[patent_app_date] => 2010-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4762
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20110115043.pdf
[firstpage_image] =>[orig_patent_app_number] => 12948357
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/948357 | Solid-state image sensor and imaging device having connection portions in circumference region | Nov 16, 2010 | Issued |
Array
(
[id] => 8749865
[patent_doc_number] => 08415698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Light emitting device with encapsulant formed with barriers and light emitting device package having the same'
[patent_app_type] => utility
[patent_app_number] => 12/909438
[patent_app_country] => US
[patent_app_date] => 2010-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5323
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12909438
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/909438 | Light emitting device with encapsulant formed with barriers and light emitting device package having the same | Oct 20, 2010 | Issued |
Array
(
[id] => 6125981
[patent_doc_number] => 20110086176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-14
[patent_title] => 'CARBON NANOTUBE HAVING IMPROVED CONDUCTIVITY, PROCESS OF PREPARING THE SAME, AND ELECTRODE COMPRISING THE CARBON NANOTUBE'
[patent_app_type] => utility
[patent_app_number] => 12/899867
[patent_app_country] => US
[patent_app_date] => 2010-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7336
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20110086176.pdf
[firstpage_image] =>[orig_patent_app_number] => 12899867
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/899867 | Carbon nanotube having improved conductivity, process of preparing the same, and electrode comprising the carbon nanotube | Oct 6, 2010 | Issued |
Array
(
[id] => 8232714
[patent_doc_number] => 08198154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-12
[patent_title] => 'Method of forming bottom-drain LDMOS power MOSFET structure having a top drain strap'
[patent_app_type] => utility
[patent_app_number] => 12/891485
[patent_app_country] => US
[patent_app_date] => 2010-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 69
[patent_no_of_words] => 11519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/198/08198154.pdf
[firstpage_image] =>[orig_patent_app_number] => 12891485
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/891485 | Method of forming bottom-drain LDMOS power MOSFET structure having a top drain strap | Sep 26, 2010 | Issued |
Array
(
[id] => 6327801
[patent_doc_number] => 20100327376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'Metal High-K Transistor Having Silicon Sidewall For Reduced Parasitic Capacitance, And Process To Fabricate Same'
[patent_app_type] => utility
[patent_app_number] => 12/880478
[patent_app_country] => US
[patent_app_date] => 2010-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3971
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20100327376.pdf
[firstpage_image] =>[orig_patent_app_number] => 12880478
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/880478 | Process to fabricate a metal high-K transistor having first and second silicon sidewalls for reduced parasitic capacitance | Sep 12, 2010 | Issued |
Array
(
[id] => 8690514
[patent_doc_number] => 08390043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Solid-state imaging device with stress-relieving silicide blocking layer and electronic apparatus comprising said solid-state device'
[patent_app_type] => utility
[patent_app_number] => 12/852736
[patent_app_country] => US
[patent_app_date] => 2010-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 7389
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12852736
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/852736 | Solid-state imaging device with stress-relieving silicide blocking layer and electronic apparatus comprising said solid-state device | Aug 8, 2010 | Issued |
Array
(
[id] => 8549126
[patent_doc_number] => 08324007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-04
[patent_title] => 'Manufacturing method of an electronic device including overmolded MEMS devices'
[patent_app_type] => utility
[patent_app_number] => 12/848730
[patent_app_country] => US
[patent_app_date] => 2010-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4331
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12848730
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/848730 | Manufacturing method of an electronic device including overmolded MEMS devices | Aug 1, 2010 | Issued |
Array
(
[id] => 10092973
[patent_doc_number] => 09129801
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Thermally labile precursor compounds for improving the interparticulate contact sites and for filling the interstices in semiconductive metal oxide particle layers'
[patent_app_type] => utility
[patent_app_number] => 13/378765
[patent_app_country] => US
[patent_app_date] => 2010-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 7459
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13378765
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/378765 | Thermally labile precursor compounds for improving the interparticulate contact sites and for filling the interstices in semiconductive metal oxide particle layers | Jun 14, 2010 | Issued |
Array
(
[id] => 6585746
[patent_doc_number] => 20100308430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/782889
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8258
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308430.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782889
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782889 | Semiconductor device having air gaps in multilayer wiring structure | May 18, 2010 | Issued |
Array
(
[id] => 6193138
[patent_doc_number] => 20110024892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'THERMALLY ENHANCED HEAT SPREADER FOR FLIP CHIP PACKAGING'
[patent_app_type] => utility
[patent_app_number] => 12/782814
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2621
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20110024892.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782814
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782814 | Thermally enhanced heat spreader for flip chip packaging | May 18, 2010 | Issued |
Array
(
[id] => 9026441
[patent_doc_number] => 08536022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-17
[patent_title] => 'Method of growing composite substrate using a relaxed strained layer'
[patent_app_type] => utility
[patent_app_number] => 12/783354
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 6601
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12783354
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/783354 | Method of growing composite substrate using a relaxed strained layer | May 18, 2010 | Issued |
Array
(
[id] => 8995599
[patent_doc_number] => 08519486
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Semiconductor device having a plurality of phosphorus-doped silicon carbide layers'
[patent_app_type] => utility
[patent_app_number] => 12/782882
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 61
[patent_no_of_words] => 14887
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12782882
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782882 | Semiconductor device having a plurality of phosphorus-doped silicon carbide layers | May 18, 2010 | Issued |
Array
(
[id] => 6255926
[patent_doc_number] => 20100295044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/782784
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 22386
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0295/20100295044.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782784
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782784 | Semiconductor device having surface protective films on bond pad | May 18, 2010 | Issued |
Array
(
[id] => 6368786
[patent_doc_number] => 20100314694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/783248
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15092
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20100314694.pdf
[firstpage_image] =>[orig_patent_app_number] => 12783248
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/783248 | Semiconductor device having a stress-inducing layer between channel region and source and drain regions | May 18, 2010 | Issued |
Array
(
[id] => 8560461
[patent_doc_number] => 08334526
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-18
[patent_title] => 'Phase change memory device capable of reducing disturbance'
[patent_app_type] => utility
[patent_app_number] => 12/782839
[patent_app_country] => US
[patent_app_date] => 2010-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2503
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12782839
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782839 | Phase change memory device capable of reducing disturbance | May 18, 2010 | Issued |
Array
(
[id] => 7480781
[patent_doc_number] => 20110233667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'DUAL GATE OXIDE TRENCH MOSFET WITH CHANNEL STOP TRENCH AND THREE OR FOUR MASKS PROCESS'
[patent_app_type] => utility
[patent_app_number] => 12/782573
[patent_app_country] => US
[patent_app_date] => 2010-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 7976
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233667.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782573
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782573 | Method for making dual gate oxide trench MOSFET with channel stop using three or four masks process | May 17, 2010 | Issued |
Array
(
[id] => 10838621
[patent_doc_number] => 08866301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Package systems having interposers with interconnection structures'
[patent_app_type] => utility
[patent_app_number] => 12/781960
[patent_app_country] => US
[patent_app_date] => 2010-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6650
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12781960
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/781960 | Package systems having interposers with interconnection structures | May 17, 2010 | Issued |