Sam Silverberg

Array ( [id] => 5493388 [patent_doc_number] => 20090261416 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'INTEGRATED MEMS DEVICE AND CONTROL CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/105989 [patent_app_country] => US [patent_app_date] => 2008-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3632 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20090261416.pdf [firstpage_image] =>[orig_patent_app_number] => 12105989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5561590 [patent_doc_number] => 20090134442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'RECESSED CHANNEL DEVICE AND METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/103590 [patent_app_country] => US [patent_app_date] => 2008-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3726 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20090134442.pdf [firstpage_image] =>[orig_patent_app_number] => 12103590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4813462 [patent_doc_number] => 20080194093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'METHOD FOR FABRICATING A NONVOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/102710 [patent_app_country] => US [patent_app_date] => 2008-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3570 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20080194093.pdf [firstpage_image] =>[orig_patent_app_number] => 12102710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4810635 [patent_doc_number] => 20080191266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'Highly reliable NAND flash memory using a five side enclosed floating gate storage elements' [patent_app_type] => utility [patent_app_number] => 12/082199 [patent_app_country] => US [patent_app_date] => 2008-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 9130 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20080191266.pdf [firstpage_image] =>[orig_patent_app_number] => 12082199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4660979 [patent_doc_number] => 20080251886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'Fuse structure, and semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/081012 [patent_app_country] => US [patent_app_date] => 2008-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 10722 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20080251886.pdf [firstpage_image] =>[orig_patent_app_number] => 12081012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5569860 [patent_doc_number] => 20090253238 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => 'METHOD OF FORMING MULTIPLE FINS FOR A SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/099726 [patent_app_country] => US [patent_app_date] => 2008-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3848 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20090253238.pdf [firstpage_image] =>[orig_patent_app_number] => 12099726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 151624 [patent_doc_number] => 07678613 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-16 [patent_title] => 'Integrated circuit edge protection method and apparatus' [patent_app_type] => utility [patent_app_number] => 12/062400 [patent_app_country] => US [patent_app_date] => 2008-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2853 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/678/07678613.pdf [firstpage_image] =>[orig_patent_app_number] => 12062400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4573870 [patent_doc_number] => 07825007 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-02 [patent_title] => 'Method of joining a plurality of SOI substrates on a glass substrate by a heat treatment' [patent_app_type] => utility [patent_app_number] => 12/078410 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 68 [patent_no_of_words] => 34507 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/825/07825007.pdf [firstpage_image] =>[orig_patent_app_number] => 12078410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4778913 [patent_doc_number] => 20080286911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-20 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/078215 [patent_app_country] => US [patent_app_date] => 2008-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 13512 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20080286911.pdf [firstpage_image] =>[orig_patent_app_number] => 12078215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5401418 [patent_doc_number] => 20090236731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'STACKABLE INTEGRATED CIRCUIT PACKAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/051469 [patent_app_country] => US [patent_app_date] => 2008-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6395 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20090236731.pdf [firstpage_image] =>[orig_patent_app_number] => 12051469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5401345 [patent_doc_number] => 20090236658 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'ARRAY OF VERTICAL TRIGATE TRANSISTORS AND METHOD OF PRODUCTION' [patent_app_type] => utility [patent_app_number] => 12/050230 [patent_app_country] => US [patent_app_date] => 2008-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5624 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20090236658.pdf [firstpage_image] =>[orig_patent_app_number] => 12050230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5530587 [patent_doc_number] => 20090230375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'Phase Change Memory Device' [patent_app_type] => utility [patent_app_number] => 12/049910 [patent_app_country] => US [patent_app_date] => 2008-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4358 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20090230375.pdf [firstpage_image] =>[orig_patent_app_number] => 12049910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4816921 [patent_doc_number] => 20080224180 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-18 [patent_title] => 'RADIATION DETECTING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/048557 [patent_app_country] => US [patent_app_date] => 2008-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6940 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20080224180.pdf [firstpage_image] =>[orig_patent_app_number] => 12048557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9923555 [patent_doc_number] => 08981524 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-17 [patent_title] => 'Semiconductor device having a plurality of antifuse memory cells' [patent_app_type] => utility [patent_app_number] => 12/073925 [patent_app_country] => US [patent_app_date] => 2008-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 41 [patent_no_of_words] => 20085 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12073925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9153552 [patent_doc_number] => 08586458 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-19 [patent_title] => 'Process of preparing carbon nanotube having improved conductivity' [patent_app_type] => utility [patent_app_number] => 12/043519 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 5397 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12043519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4600691 [patent_doc_number] => 07977737 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-12 [patent_title] => 'Semiconductor device having additional capacitance to inherent gate-drain or inherent drain-source capacitance' [patent_app_type] => utility [patent_app_number] => 12/043429 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3742 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/977/07977737.pdf [firstpage_image] =>[orig_patent_app_number] => 12043429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4673448 [patent_doc_number] => 20080211076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/040209 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5072 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20080211076.pdf [firstpage_image] =>[orig_patent_app_number] => 12040209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4673348 [patent_doc_number] => 20080210976 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'Semiconductor Device Having an Implanted Precipitate Region and a Method of Manufacture Therefor' [patent_app_type] => utility [patent_app_number] => 12/039949 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3392 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20080210976.pdf [firstpage_image] =>[orig_patent_app_number] => 12039949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4673293 [patent_doc_number] => 20080210921 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'Silver selenide film stoichiometry and morphology control in sputter deposition' [patent_app_type] => utility [patent_app_number] => 12/073057 [patent_app_country] => US [patent_app_date] => 2008-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2776 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20080210921.pdf [firstpage_image] =>[orig_patent_app_number] => 12073057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4723937 [patent_doc_number] => 20080203478 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-28 [patent_title] => 'High Frequency Switch With Low Loss, Low Harmonics, And Improved Linearity Performance' [patent_app_type] => utility [patent_app_number] => 12/035519 [patent_app_country] => US [patent_app_date] => 2008-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 5318 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20080203478.pdf [firstpage_image] =>[orig_patent_app_number] => 12035519 [rel_patent_id] =>[rel_patent_doc_number] =>)